Architectural Techniques to Mitigate the Effect of Spatial and Temporal Variations in Processors by Tiwari, Abhishek
  Copyright by Abhishek Tiwari, 2008
ARCHITECTURAL TECHNIQUES TO MITIGATE THE EFFECT OF SPATIAL
AND TEMPORAL VARIATIONS IN PROCESSORS
BY
ABHISHEK TIWARI
B.Tech., Indian Institute of Technology, Kanpur, 2003
M.S., University of Illinois at Urbana-Champaign, 2005
DISSERTATION
Submitted in partial fulﬁllment of the requirements
for the degree of Doctor of Philosophy in Computer Science
in the Graduate College of the
University of Illinois at Urbana-Champaign, 2008
Urbana, Illinois
Doctoral Committee:
Professor Josep Torrellas, Chair
Professor Marc Snir
Professor Sarita V. Adve
Associate Professor Sanjay J. Patel
Dr. Pradip Bose, IBM Research
Abstract
Two forms of variation, namely, Spatial or Process Variation, and Temporal Variation
or Aging, are becoming severe limiters of performance scaling provided by the Moore’s
law in the sub-45nm regime.
Process variation aﬀects processor pipelines by making some stages slower and
others faster, therefore exacerbating pipeline unbalance. This reduces the frequency
attainable by the pipeline. To improve performance, we propose ReCycle, an archi-
tectural framework that comprehensively applies cycle time stealing to the pipeline
— transferring the time slack of the faster stages to the slow ones by skewing clock
arrival times to latching elements after fabrication. As a result, the pipeline can be
clocked with a period close to the average stage delay rather than the longest one.
In addition, ReCycle’s frequency gains are enhanced with Donor stages, which are
empty stages added to “donate” slack to the slow stages, and Forward Body Biasing
(FBB).
For a 17FO4 pipeline at 45nm, ReCycle combined with Donor stages and FBB
improves performance by 9%, on average, reclaiming 90% of the performance losses
due to variation.
In addition to spatial variation, processors progressively age during their useful
lifetime due to normal workload activity. Such aging results in gradually slower
circuits. Anticipating this fact, designers add timing guardbands to processors, so
that they last for a number of years. As a result, aging has important design and
ii
cost implications.
To address this problem, we show how to hide the eﬀects of aging and slow it down.
Our framework is called Facelift. It hides aging through aging-driven application
scheduling. It slows down aging by applying voltage changes at key times — it uses
a non-linear optimization algorithm to carefully balance the impact on the aging rate
and on the critical path delays. Moreover, it can gainfully conﬁgure the chip for a
short lifetime. We can take a multicore with a 7-year lifetime and, by hiding and
slowing down aging, enable it to cycle, on average, at a 14–15% higher frequency.
Alternatively, we can design a multicore for a 5 to 7-month lifetime and use it for 7
years.
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Chapter 1
Introduction
The goal of my PhD dissertation is to ﬁnd architectural solutions to key technological
challenges facing processor design that impact reliability, power, and performance of
multicores. The rapidly shrinking feature sizes provided by the Moores Law with each
successive technology generation make the devices on a chip increasingly susceptible
to soft errors, hard errors, process variation, and wearout or aging. The emphasis of
my thesis is to build reliable systems with unreliable components.
Up until now, reliability was the domain of a relatively small group of researchers.
Now it has become the concern of the whole community of computer architects.
Reliability is emerging as a ﬁrst order design constraint, which will directly impact
a processor’s performance. Two key reliability challenges due to technology scaling
that directly impact performance are process variation and aging or wearout.
Process variation causes a spatial variation of transistor properties across a chip,
whereas aging causes a temporal variation. To account for this variation in transistor
speeds, the designer must provide conservative guardbands by clocking the chip at
lower than nominal frequencies, resulting in unnecessary performance losses.
In this thesis, I have investigated process variation, and aging, as described below.
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1.1 Process Variation
The rapidly shrinking transistor dimensions make it successively harder to precisely
control the fabrication process in the sub-45nm regime. As a result, diﬀerent transis-
tors in the same chip have diﬀerent delays and leakage power.
One key eﬀect of variation on architecture is to make the logic paths in some
pipeline stages slower and the logic paths in other stages faster, creating pipeline
imbalance. Unfortunately, the whole processor is forced to operate at the frequency
of the slowest pipeline stage, which is much lower than the nominal frequency.
In this thesis, I propose to tolerate this eﬀect of process variation with an architecture-
level technique based on the comprehensive application of cycle time stealing, where
the time slack of the faster stages in the pipeline is transferred to the slower ones
by skewing the clock arrival times to pipeline registers. As a result, the pipeline can
be clocked at a period close to the average stage delay rather than the longest one.
I call this approach ReCycle [68] because the time slack that was formerly wasted
by the faster stages is now “recycled” to the slower ones. This approach breaks the
same-time register clocking assumption to make the pipeline robust to process varia-
tion. The pipeline loop with the largest average stage delay is called the critical loop,
because it limits the pipeline clock period. All other loops are called non-critical, and
they have some timing slack.
ReCycle has several other highly-promising uses that can spur further advances.
One idea is to use ReCycle to push the slack present in non-critical pipeline loops
to the loops feedback paths. Such slack could be used either to eliminate repeaters
and save power, or to ease wire routing during design. Finally, ReCycle could also be
used to allow the designers to spend less time ﬁne-tuning the pipeline design. After
fabrication, the pipeline registers could be skewed to balance the critical path delays.
2
1.2 Processor Wearout or Aging
Processors progressively age during their useful lifetime due to normal workload activ-
ity. Two major mechanisms that induce aging in devices are Negative Bias Temper-
ature Instability (NBTI) and Hot-Carrier Injection (HCI). Roughly speaking, these
eﬀects are due to stresses induced on transistors by the normal, continuous movement
of electrons and holes. At the macroscopic level, these eﬀects manifest as gradually
slower circuits as time goes by.
Anticipating this fact, processor designers add timing guardbands to their designs.
For example, the designer may expect the critical paths of a processor to slow down
by 10% in 7 years. Therefore, he will clock the chip at a 10% lower frequency to
guarantee correct operation throughout the advertised lifetime of 7 years. Clearly,
aging has important implications on the cost-eﬀectiveness of processor design.
In practice, aging depends exponentially on high-level parameters that can easily
be manipulated–supply voltage (Vdd), temperature (T), and threshold voltage (Vt).
Using this general approach, I propose a framework of techniques to (i) hide the eﬀects
of aging in a multicore, (ii) slow down aging, and (iii) gainfully conﬁgure the chip for
a shorter lifetime. This framework is called Facelift. As a result of applying these
techniques, only a much shorter guardband is needed. Facelift can be used to either
(i) design a less reﬁned version of the processor or (ii) cycle it at a higher frequency.
Facelift hides the eﬀects of aging in a multicore by steering high-T jobs to cores
that are faster due to process variation, and low-T ones to cores that are slower due
to process variation. Keeping the slow cores cooler enables the chip to appear to age
less, since the slowest core determines the chip frequency in a single clock domain
processor. The aging rate is also slowed down by decreasing Vdd and Vt chip-wide.
The changes are very small and performed when they impact the aging rate the most.
Facelift compounds their eﬀect by performing opposite-direction changes when the
3
aging rate is impacted the least. Finally, Facelift can conﬁgure a chip for a short
lifetime by “shifting” performance from the unused lifetime portion to the used one.
4
Chapter 2
ReCycle: Pipeline Adaptation to
Tolerate Process Variation
2.1 Introduction
Process variation is a major obstacle to the continued scaling of integrated-circuit
technology in the sub-45 nm regime. As transistor dimensions continue to shrink, it
becomes successively harder to precisely control the fabrication process. As a result,
diﬀerent transistors in the same chip exhibit diﬀerent values of parameters such as
threshold voltage or eﬀective channel length. These parameters in turn determine
the switching speed and leakage of transistors, which are also subject to substantial
ﬂuctuation.
Variation in transistor switching speed is visible at the architectural level when it
makes some unit in the processor too slow to meet timing, forcing the whole processor
to operate at a lower frequency than nominal. Variation is already forcing designers
to employ guard banding, and the margins are getting wider as technology scales.
Bowman et al. suggest that variation may wipe out the performance gains of a full
technology generation [12].
Careful timing design is especially important in state-of-the-art processor pipelines.
The choices of what stages to have and what clock period they will all share are af-
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fected by many considerations [31, 33, 62]. With process variation, the logic paths
in some stages become slower and those in other stages become faster after fabrica-
tion, exacerbating pipeline unbalance and reducing the frequency attainable by the
pipeline.
Current solutions to the general problem of process variation can be broadly clas-
siﬁed into circuit-level and architecture-level techniques. At the circuit level, there
are multiple proposed techniques, including adaptive body biasing (ABB) [69] and
adaptive supply voltage (ASV) scaling [18]. Such techniques are eﬀective in many
cases, although they add complexity to the manufacturing process and have other
side eﬀects. Speciﬁcally, boosting frequency with ABB increases leakage power and
doing it with ASV can have a damaging eﬀect on lifetime reliability.
Architecture-level techniques are complementary to circuit-level ones. However,
most of the ones proposed so far target a small number of functional blocks, namely
the register ﬁle and execute units [44] and the data caches [50]. Other techniques
have focused on redesigning the latching elements [27, 73]. These techniques likely
involve a substantial design eﬀort and hardware overhead.
In my thesis, I propose to tolerate the eﬀect of process variation on processor
pipelines with an architecture-level technique that: (i) does not adversely aﬀect leak-
age or hardware reliabiliy, (ii) is globally applicable to all subsystems in a pipeline,
and (iii) has a negligible hardware overhead. It is based on the comprehensive ap-
plication of cycle time stealing [8], where the time slack of the faster stages in the
pipeline is transferred to the slower ones by skewing the clock arrival times to latching
elements. As a result, the pipeline can be clocked with a period close to the average
stage delay rather than the longest one. I call this approach ReCycle because the time
slack that was formerly wasted by the faster stages is now “recycled” to the slower
ones.
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I show that ReCycle increases the frequency of the pipeline without changing
the pipeline structure, pipeline depth, or the inherent switching speed of transistors.
Such increase is relatively higher the deeper the pipeline is. Moreover, ReCycle can
be combined with Donor pipeline stages, which are empty stages added to the critical
loop in the pipeline to “donate” slack to the slow stages, enabling an increase in the
pipeline frequency. ReCycle can also be used to push the slack of non-critical pipeline
loops to their feedback paths, and then consume it there to reduce wire power or to
improve wire routability. Finally, ReCycle can also be used to salvage chips that
would otherwise be rejected due to variation-induced hold-time failures.
The evaluation compares variation-aﬀected pipelines without and with ReCycle.
On average for a 17FO4 Alpha processor-like pipeline at 45nm, ReCycle increases
the frequency by 6%, thereby recovering 40% of the frequency lost to variation, and
speeding up our applications by 4%. Combining ReCycle with donor stages and
Forward Body Biasing (FBB) is even more eﬀective. Compared to the pipeline with-
out ReCycle, it increases the performance by 9% on average, regaining 90% of the
performance lost due to process variation.
The rest of this chapter is organized as follows. Section 2.2 gives a background;
Sections 2.3, 2.4, and 2.5 present ReCycle’s ideas, uses, and implementation, respec-
tively. Sections 2.6 and 2.7 evaluate ReCycle; and Section 2.8 discusses related work.
2.2 Background
2.2.1 Pipeline Clocking
One of the most challenging tasks in pipeline design is to ensure that the pipeline is
clocked correctly. Data propagation delay and clock period have to be such that, in
each latch element, the setup (Tsetup) and hold (Thold) times are maintained.
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Often, it is desired to ﬁt more logic in a pipeline stage than the cycle time would
allow. This can be accomplished without changing the pipeline frequency by using
a technique called Cycle Time Stealing [8]. With this technique, a stage utilizes
a portion of the time allotted to its successor or predecessor stages. This forcible
removal of time from another stage is typically obtained by adjusting the clock arrival
times.
Consider a pipeline stage that is preceded by ﬂip-ﬂop FFi (for initial) and followed
by ﬂip-ﬂop FFf (for ﬁnal). The stage can steal time from its successor stage by
delaying the clocking of FFf by a certain time or skew δf . Similarly, it can steal
time from its predecessor stage by changing the clocking of FFi by a skew δi that is
negative. In all cases, since we do not change the cycle time, one or more stages have
to have at least as much slack as the amount stolen.
Under cycle time stealing, the setup and hold constraints still have to be satisﬁed.
Assume that the data propagation delay in the stage is Tdelay and the pipeline’s clock
period is TCP . The data generated at FFi by a clock edge must arrive at FFf no later
than the setup time before the arrival of the next clock edge at FFf (Equation 2.1).
Moreover, the data generated at FFi by a clock edge must arrive at FFf no sooner
than the hold time after the arrival of the clock edge at FFf (Equation 2.2).
δi + Tdelay + Tsetup ≤ TCP + δf (2.1)
δi + Tdelay ≥ δf + Thold (2.2)
2.2.2 Pipeline Loops
Pipeline loops are communication loops that appear when the result of one stage is
needed in the same or an earlier stage of the pipeline [11, 19]. A loop is typically
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composed of one or more pipeline stages and a feedback path that connects the end
stage to the begin stage.
As an example, Figure 2.1(a) shows a simpliﬁed version of the Alpha 21264
pipeline [39] that we use to demonstrate ReCycle. The ﬁgure does not show the
physical structure of the pipeline. Rather, it shows a logical structure. Each long
box represents a logical stage, while short boxes are pipeline registers between them.
Some logical stages are broken down into multiple physical stages, as shown with
dashed lines. For example, the IF has three pipeline stages separated by pipeline
registers. I put multiple stages under the same box, like in IF, to indicate that the
critical paths in the stages are so spatially intertwined, that the values of the system-
atic component of process variation parameters are assumed to be the same for the
stages. Lines between logical stages represent communication links.
The ﬁgure depicts the front-end stages and then, from top to bottom, the stages in
the integer datapath, load-store unit and cache, and ﬂoating-point datapath. While
the real processor has more communication links, the ﬁgure only shows those that are
considered most important or most time critical. For example, it does not show the
write back links, since write back is less time critical. A total of 12 feedback paths
(and therefore loops) are shown and labeled.
Figure 2.1(b) describes the pipeline loops in the simpliﬁed pipeline. The ﬁrst two
columns name and describe, respectively, the loop. The next two columns show the
feedback path that creates the loop and the components of the loop.
Each feedback path starts inside a pipeline stage and ends in a pipeline register.
It is modeled to take part of the time assigned to the last pipeline stages of the
corresponding loop. Consequently, a feedback path does not add any additional cycle
to its loop. The setup and hold constraints for the feedback paths will be:
δi + Tstage delay + Tfeedback delay + Tsetup ≤ TCP + δf (2.3)
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IF
Bpred
IntMap
FPMap
IntQ
FPQ
IntReg IntExec
FPReg
LdStU
FPAdd
FPMul
Dcache
1
2
3
4
5
6
9
10
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12
11
(a) Simpliﬁed logical pipeline structure.
Name Description Fdbk Components
Path
Fetch Dependence between 1 IF, Bpred, 1
PC and Next PC
Int Dependence between 2 IntMap, 2
rename inst. assigning a rename
FP tag and a later one 3 FPMap, 3
rename reading the tag
Int Dependence between 4 IntQ, 4
issue the select of a
FP producer inst. and the 5 FPQ, 5
issue wakeup of a consumer
Int ALU Forwarding 6 IntExec, 6
FPAdd from execute 7 FPAdd, 7
FPMul to execute 8 FPMul, 8
Branch Mispredicted IF, Bpred, IntMap
mispred. branch 9 IntQ, IntReg,
IntExec, 9
Int load 10 IntQ, LdStU,
misspecul Load miss Dcache, 10
FP load replay 11 FPQ, LdStU,
misspecul Dcache, 11
Load Forwarding from load IntExec, 9, IF, Bpred,
forward to integer execute 12 IntMap, IntQ, LdStU,
Dcache, 12
(b) Pipeline loops.
Figure 2.1: Simpliﬁed version of the Alpha 21264 pipeline used to demonstrate Re-
Cycle: logical pipeline structure (a) and pipeline loops (b).
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δi + Tstage delay + Tfeedback delay ≥ δf + Thold (2.4)
In particular, a loop composed of a single pipeline stage takes one single cycle.
For such loops, it is not possible to transfer time between the logic part of the stage
and the feedback path.
In ﬁgure 2.1(a), there are ﬁve single-cycle loops, namely the integer and ﬂoating-
point rename loops, the integer and ﬂoating-point issue loops, and the integer execute
loop.
Note that the loops in this thesis are not exactly the same as those in [11, 19].
Here, I examine a more complicated pipeline, and have not shown all the commu-
nication links. In particular, I only show the feedback paths that I consider most
important. For example, I do not show all the forwarding paths. While I will base
the analysis on this simpliﬁed pipeline, ReCycle is general enough to be applicable to
more complicated pipelines.
2.2.3 Process Variation and Its Impact
While process variation exists at several levels, my thesis focuses on Within-Die
(WID) variation, which is caused by both systematic eﬀects due to lithographic ir-
regularities and random eﬀects primarily due to varying dopant concentrations [65].
Systematic variation exhibits strong spatial correlation — structures that are close
together are likely to have similar values — while random variation does not.
Two important process parameters aﬀected by variation are the threshold voltage
(Vt) and the eﬀective channel length (Leff ). Variation of these parameters directly
aﬀects a gate’s delay (Tg), as given by the alpha-power model [54]:
Tg ∝ LeffVdd
μ(Vdd − Vt)α (2.5)
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where μ is the carrier mobility, Vdd is the supply voltage, and α is usually 1.3. Both
μ and Vt are a function of the temperature T.
Random and systematic variation are treated separately. The systematic variation
of Vt is modeled with a multivariate normal distribution with a speciﬁc correlation
structure [65]. It is characterized by three parameters: μ, σsys, and φ. Along with
this, Vt is spatially correlated.
The correlation is assumed to be isotropic and independent of position [76]. This
means that the correlation between two points x and y on the chip depends on the
distance between them and not on the direction or position. Consequently, the cor-
relation function of Vt(x) and Vt(y) is expressed as ρ(r), where r = |x − y|. By
deﬁnition, ρ(0)=1 (i.e., totally correlated). I also set ρ(∞)=0 (i.e., totally uncorre-
lated). I then assume that ρ(r) changes with r as per the Spherical distribution [22].
In the Spherical distribution, ρ(r) decreases from 1 to 0 smoothly and reaches 0 at a
distance φ called range. Intuitively, this means that at distance φ, there is no signiﬁ-
cant correlation between the Vt of two transistors. The variation of Leff is strongly
correlated with the systematic variation of Vt [15]. This approach matches empirical
data obtained by Friedberg et al. [29]. φ is given as a fraction of the chip’s width.
Random variation of Vt occurs at a much ﬁner granularity than systematic varia-
tion: it occurs at the level of individual transistors. We model it as an uncorrelated
normal distribution with σrand and a zero mean.
Leff is modeled like Vt with a diﬀerent μ, σsys, and σrand but the same φ. I use
a σ/μ for Vth of 0.09, and a correlation range φ for systematic variation of 0.5. The
σ/μ for Leff is assumed to be half of that for Vth, or 0.045. A CMP with four cores
is modeled.
The transistor delays, Tg are computed from Vt and Leff using the alpha power
law (equation 2.5. From the individual transistor delays, I compute the critical path
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delays for each stage. The structure of critical paths is modeled diﬀerently based
on whether the stage is a RAM/CAM structure, or logic. I use the critical path
distribution and timing model described in [55]. This model uses, for logic stages,
experimental data from Ernst et al. [27] and, for memory stages, extensions to the
model of Mukhopadhyay et al. [46]. In this model, we set the σextra/μ of Dextra to
0.028.
Table 2.1 classiﬁes the pipeline stages based on whether they are modeled as
containing mostly logic, a small SRAM structure, or a large SRAM structure. SRAM
structures are sized using CACTI [67]. Their critical path is composed of decode,
wordline, bitline, and sense ampliﬁer. The combination of wordline driver, wordline,
pass transistor, bitline, and sense ampliﬁer is modeled as three transistor delays plus
wire delay. The access time of large SRAM structures is set to three cycles, of which
one is taken by the decoder. The access time of small SRAM structures is set to one
cycle, equally divided into decoder delay, wordline delay, and the rest. I assume that
wire delay is unaﬀected by variation. For this reason, considering stages like Bpred,
IntMap, and FPMap as logic stages (even though they also contain small tables) is a
conservative assumption.
Mostly logic Bpred, IntMap, FPMap, IntExec, FPAdd, FPMul
Small SRAM IntQ, LdStU, FPQ, FPReg, IntReg
Large SRAM Dcache, IF
Table 2.1: Classiﬁcation of pipeline stages.
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2.3 Pipeline Adaptation with ReCycle
2.3.1 Main Idea
To understand the idea behind ReCycle, consider the pipeline of Figure 2.2(a) and
call Ti the time taken to perform the work in stage i. For simplicity, in the absence of
process variation, Ti is assumed to be the same for all i and, therefore, the pipeline’s
period is TCP = Ti,∀i. When variation sets in, it slows down some stages while it
speeds up others. As shown in Figure 2.2(a), the resulting unbalanced pipeline has
to be clocked with a longer period TCP = Maxi(Ti).
With ReCycle, cycle time stealing is applied comprehensively to correct this
variation-induced pipeline unbalance. The resulting clock period of the pipeline is
TCP = Averagei(Ti). This period can potentially be similar to that of the no-variation
pipeline. As shown in Figure 2.2(a), the slow stages get more than a clock period to
propagate their signal, at the expense of faster stages that transfer their slack.
With this approach, we do not need to change the pipeline structure, pipeline
depth, or the inherent switching speed of transistors. Figure 2.2(b) depicts the timing
diagram for a slow stage, showing the clock signal to its initial pipeline register and
to its ﬁnal register (the latter without and with ReCycle). Data propagation in the
stage can take a range of delays (Dmin, Dmax), depending on which path it uses. This
range is shown as a shaded cone. Without ReCycle, the ﬁgure shows that the signal
may take too long to be latched by the ﬁnal register.
With ReCycle, the clock of the ﬁnal register is delayed by Tskew. Tskew is chosen so
that, even if the signal takes Dmax, it reaches the ﬁnal register early enough to satisfy
the setup time (Tsetup) (Figure 2.2(b)). Since the clock period is smaller than Dmax,
two signals can simultaneously exist in the logic of one stage in a wave-pipelined
manner [21]. This can be seen by the fact that the cones of two signals overlap in
14
Without
Variation
Pipeline
Effect
of
Variation
Pipeline
After
Variation
(No ReCycle)
RETEXRENIF IS
Period
Clock to
Initial
Register
Clock to
Final
Register
(No ReCycle)
Ti
for all i
iAvg(T  )
IF REN EX RET
IF
IS
REN
IS
EX
RET
RETEXISRENIF
(a)
ReCycle)
(With
Variation
After
Pipeline
Clock to
Final
Register
(With
ReCycle)
(b)
D
T
T
min
skew
setupT holdmax
D
iMax(T  )
Figure 2.2: Eﬀect of process variation on pipelines (a) and skewing a clock signal (b).
time. In addition, the minimum delay Dmin has to be long enough so that the hold
time (Thold) of the ﬁnal register is satisﬁed (Figure 2.2(b)).
In general, the clocks of both the initial and ﬁnal registers of the stage will be
skewed. As per Section 2.2.1, such skews are called δi and δf , respectively. Conse-
quently, Tskew in Figure 2.2(b) is δf -δi. In a slow stage, δf > δi; in a fast one, δf < δi.
For ReCycle to work, all the stages in the pipeline have to satisfy the setup and hold
constraints of Equations 2.1 and 2.2 which, expressed in terms of Dmin and Dmax can
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be rewritten as:
δf − δi + TCP ≥ Dmax + Tsetup (2.6)
δf − δi ≤ Dmin − Thold (2.7)
In a real pipeline, this simple model gets complicated by the fact that a pipeline
is not a single linear chain of stages. Instead, as shown in Figure 2.1(a), the pipeline
forks to generate subpipelines (e.g., the integer and ﬂoating-point pipelines) and loops
back to previous stages through feedback paths (e.g., the branch misprediction loop).
With ReCycle, stages can only trade slack if they participate in a common loop.
As an example, in Figure 2.1(a), the IntExec and the Bpred stages can trade slack
because they belong to the branch misprediction loop. However, the IntExec and the
FPAdd stages cannot trade slack.
2.3.2 Finding the Optimal Period and Skews
Given an arbitrary pipeline, we would like to ﬁnd the shortest clock period TCP
that we can clock it at, and the set of time skews δ that we need to apply to the
diﬀerent pipeline registers to make that possible. The setup and hold constraints of
Equations 2.6 and 2.7 are linear inequalities. Consequently, the problem of ﬁnding
the optimal period and skews can be formulated as a linear program, where we are
minimizing TCP subject to the setup and hold constraints for all the stages in the
pipeline.
In this linear program, the unknowns are TCP and the skews (δi and δf ) of the
initial and ﬁnal pipeline registers of each individual stage. Such skews can take
positive or negative values. The known quantities are the delays of the slowest and
fastest paths (Dmax and Dmin) in each pipeline stage, and the setup and hold times
(Tsetup and Thold) of each pipeline register. We will see later how Dmax and Dmin can
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be estimated.
To solve this linear program, we can use a conventional linear program solving
algorithm, like Simplex or interior-point based methods. However, mapping this
problem to a graph, we are able to use a much faster algorithm based on a shortest
path graph algorithm. In this graph, nodes represent pipeline register skews and the
directed edges represent the setup and hold constraints. The representation for a
stage is shown in Figure 2.3, where the edge values are additive to the node values.
The whole pipeline is represented as a graph in this way. With this representation, the
problem of ﬁnding the optimal skew assignment can be solved using a maximum-mean
weight cycle algorithm proposed by Albrecht et al. [7].
δ i δ f
Dmax Tsetup TCP
DminThold
Figure 2.3: Constraint graph.
This algorithm runs in worst-case asymptotic time O(NumEdges × NumNodes
+ NumNodes2× log(NumNodes)) and is much faster in practice. Although this al-
gorithm is a little complicated, to give the readers an intuition into how it works,
we explain a simpliﬁed version of this algorihm below. This simpliﬁed algorithm is
less eﬃcient, and will give us an upper bound on the execution time of the above
algorithm.
A Simpliﬁed Algorithm for Optimizing Tcp
We call this simpliﬁed algorithm, shown below as algorithm 1, AssignSkew. It
can be divided into two parts: steps 1− 4 and steps 5− 10. The ﬁrst part initializes
the clock period by computing the average stage delay of each loop. ReCycle can
distribute the cycle time among stages in a pipeline loop, so that the stage delays
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Algorithm 1 AssignSkew
1: for each loop λ do // Compute loop period
2: T λLP = max{mean(stagedelay) + Tsetup}
3: end for
4: TCP = maxλ(T
λ
LP ) // Initialize clock period as the mean delay of the critical loop
5: V ← L // Latches are the vertices of the graph
6: S ← {(i, j)|i and j are latches and i → j is a stage or bypass wire} // All pairs
of adjacent latches
7: wij ← Dijmax + Tsetup − TCP∀(i, j) ∈ S // Initialize weight of setup edges
8: wji ← Thold −Dijmin∀(i, j) ∈ S // Initialize weight of hold edges
9: E ← S ∪ ST // Add both setup and hold edges
10: δ[. . .]←Bellman-Ford(G(V,E), w, s) // Choose any node as source s
eﬀectively get averaged out. At a clock period of TCP , the total time available to an
N -stage loop is N ∗TCP , and its total delay is ΣDmax +N ∗Tsetup. The available time
should be enough to accommodate all stage delays, therefore, TCP ≥ ΣDmax/N+Tsetup
as done in step 2 of the algorithm. Taking the maximum across all loops gives us the
least clock period that satisﬁes all setup constraints.
The second part of the algorithm, steps 5− 10, computes the optimal latch skews
and adjusts the clock period to satisfy the hold constraints using the Bellman-Ford
algorithm. First, a graph is constructed with latches as vertices and stages as edges
(see ﬁgure 2.3). A directed edge (δa, δb) with weight w means that the latch skew
δb must be at least w more than δa. Latch skews δ can be thought of as distances
in the graph from an arbitrary latch with zero skew. The Bellman-Ford algorithm
ﬁnds the single source shortest paths in a directed graph with no negative weight
cycles. We ﬂip the edge relaxation condition from min to max, so that our version of
Bellman-Ford ﬁnds the longest paths from a single latch to all latches in a directed
graph with no positive weight cycles. The Bellman-Ford algorithm also points out
the positive weight cycles if they exist.
If Bellman-Ford succeeds, it means there are no positive weight cycles, and we
have found a feasible assignment of latch skews for clock period TCP . On the other
18
hand, if it fails we know that a positive weight cycle exists. We ﬁnd this cycle using
Depth First Search (DFS) on the graph. A positive weight cycle can consist of either
all setup edges, or all hold edges, or both setup and hold edges. A cycle with only
setup edges corresponds to a pipeline loop. Its weight is ΣDmax+N∗Tsetup−N∗TCP =
N ∗ (mean(stage delay) − TCP ) ≤ 0 (non-positive), since we chose the clock period
to be larger than the average stage delay of every loop. Hold edges have a negative
weight because Thold ≤ Dmin, so they cannot form a positive cycle either. Therefore,
a positive weight cycle must be made up of both setup and hold edges.
Suppose that latches δ1, δ2, . . . , δm+n form a positive weight cycle with m setup
edges and n hold edges. We will show that there is no feasible skew assignment to
these latches. Assume to the contrary that there were. Then it must satisfy the
following constraints:
δ2 − δ1 ≥ D1max + Tsetup − TCP
δ3 − δ2 ≥ Thold −D2min
...
δm+n − δm+n−1 ≥ Dm+n−1max + Tsetup − TCP
δ1 − δm+n ≥ Thold −Dm+nmin
Summing up the inequations we get, 0 ≥ ΣDmax + m ∗ Tsetup − m ∗ TCP + n ∗
Thold−ΣDmin, where the right hand side is the sum of edge weights. This implies that
the cycle has a non-positive weight, a contradiction. Therefore, there is no feasible
skew assignment for latches in a positive weight cycle. A positive weight cycle can
be eliminated by increasing the clock period to appropriately decrease the weight of
setup edges (wsetup = Dmax + Tsetup − TCP ). After this, we rerun Bellman-Ford, and
repeat the above until no positive weight cycles remain, and the algorithm ﬁnds a
feasible solution. We now argue that this solution is also optimal.
Suppose that the clock period found by the above algorithm is T ′CP and the initial-
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ized clock period from the ﬁrst part of the algorithm was T 0CP . Consider the diﬀerent
values of the optimal solution Topt. If Topt < T
0
CP , there will be a setup violation in
the longest loop because T 0CP = ΣDmax/N + Tsetup for this loop. Topt > T
′
CP is ruled
out because then T ′CP would be the optimal. Now, if T
′
CP = T
0
CP we are done since
the only option left for Topt is T
′
CP . Otherwise, T
0
CP ≤ Topt < T ′CP . For clock period
T ′CP , there must be one zero weight cycle: the last positive weight cycle eliminated
by increasing the clock period. This cycle will have a positive weight for clock period
Topt < T
′
CP , and therefore the solution Topt must be infeasible. Hence, Topt = T
′
CP .
The running time of AssignSkew is O(|V ||E|h), where |V | is the number of ver-
tices, |E| is the number of edges, and h is the number of times we have to repeat
because of positive cycles. We found that in practice the algorithm was run only 1−2
times due to a positive cycle. Moreover, the processor pipeline is a sparse graph where
|E| = O(|V |). Therefore, in practice, our algorithm runs in quadratic time. Note that
any shortest path algorithm, which can handle negative weight edges, could be used
here.
Let us now estimate an upper bound on the number of operations required by
this algorithm. An invocation of the BF algorithm iterates over all the nodes in the
graph. In each iteration, it relaxes all graph edges. Relaxing an edge involves 3
loads, 2 integer ALU operations, and 1 store. Consequently, a BF invocation involves
4×NumNodes×NumEdges memory accesses and 2×NumNodes×NumEdges integer
ALU operations. Since, in practice, only 2 calls to BF are required to converge for
this type of problem, the total number of operations is twice that. For the model
of the Alpha 21264 pipeline (Section 2.2.2) used here, there are 14 nodes and 26
edges, which brings the total number of memory accesses to ≈2,900 and integer ALU
operations to ≈1,500. Memory accesses have high locality because they only read
and write the nodes and edges. Overall, the execution takes little time.
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In the rest of the chapter, Albrecht et al.’s algorithm will be referred to as the
ReCycle algorithm. The advantage of using this algorithm is two-fold. First, it is
much faster than conventional linear programming approaches. Second, it identiﬁes
the loop that limits any further decrease in TCP , namely the critical loop. Overall,
after applying this algorithm, we obtain three results: (i) the shortest clock period
TCP that is compatible with all the constraints, (ii) the individual clock skew δ to
apply to each pipeline register, and (iii) the critical pipeline loop.
2.3.3 Applying ReCycle
Recycle applies cycle time stealing [8] in a comprehensive manner to compensate for
process variation in a pipeline. It relies on tunable delay buﬀers in the clock network
that enable the insertion of intentional skew to the signal that reaches individual
pipeline registers. I will outline an implementation of such buﬀers in Section 2.5.1.
To determine the skews to apply, we need to estimate the maximum (Dmax) and
minimum (Dmin) delay of each stage. For a given stage, these parameters can be
approximately obtained as follows. At design time, designers should identify two
groups of paths: those that will contain the slowest one and those that will contain
the fastest one. This can be done with timing analysis tools plus the addition of
a guard band to take into account the eﬀects of the expected systematic variation
after fabrication — note that random variation is typically less important, since its
eﬀects on the gates of a path tend to cancel each other. In addition, designers should
construct a few BIST vectors that exercise these paths.
After fabrication, the processor should be exercised with these BIST vectors at a
range of frequencies. From when the test fails, designers should be able to identify
the actual fastest and slowest paths under these conditions, and Dmax and Dmin.
Since the testing of each stage can proceed in parallel, characterization of the entire
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pipeline can be done quickly.
Note that the application of ReCycle does not assume that the pipeline stages were
completely balanced before variation. In reality, pipelines are typically unbalanced.
Since ReCycle can leverage unbalance irrespective of its source, the more unbalance
that exists before variation, the higher the potential beneﬁts of ReCycle. In reality,
however, some of the unbalance detected at design time will have been eliminated by
introducing various time-borrowing circuits in the design. ReCycle is compatible with
the existence of such circuits, and will still exploit the variation-induced unbalance.
ReCycle can be applied once by the chip manufacturer after the chip is fabricated.
After determining the delays, the manufacturer runs the algorithm of Section 2.3.2
to determine the skews, and programs the latter in the delay buﬀers. The chip is
then run at the chosen TCP . Note that operating the chip at lower frequencies is still
possible, since the setup and hold constraints for all pipeline registers would still be
satisﬁed.
In addition, we can envision automatically applying ReCycle dynamically, as chip
conditions such as temperature change. Such ability requires embedding circuitry to
detect changes in path delays, such as ring oscillators, temperature sensors, delay
chains or ﬂip-ﬂop modiﬁcations [5, 25]. Once the delays are known, the algorithm of
Section 2.3.2 can determine the optimal TCP and the skews very quickly. Speciﬁcally,
as indicated in Section 2.3.2, the ReCycle algorithm requires ≈4,400 basic operations
for our model of the Alpha 21264 pipeline — which can be performed in about the
same number of cycles.
2.4 Using ReCycle
ReCycle has several architectural uses that are outlined here.
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2.4.1 Enabling High-Frequency, Long Pipelines
The basic use of ReCycle is to enable high-frequency, long pipelines. With process
variation, the transistors in one or several stages of a long pipeline are likely to be
signiﬁcantly slower than those in other stages. Without ReCycle, these stages directly
limit the pipeline frequency; with ReCycle, the delay in these stages is averaged out
with that of fast stages. With more stages in long pipelines, the variations in stage
delays average out more eﬀectively.
While Section 2.7.2 presents simulations that support this conjecture, this sec-
tion introduces a simple, intuitive analytical model that gives insight into this issue.
Speciﬁcally, consider a linear pipeline with N stages. For this section only, assume
that (i) in each pipeline stage, all paths have the same delay, (ii) across stages, such
delay is uncorrelated, and (iii) the delay is normally distributed with mean μ and
standard deviation σ. Moreover, for simplicity, assume also that Tsetup and Thold are
zero.
Denote the path delays in each stage as T1, T2, . . . , TN . The cumulative distri-
bution function of the pipeline’s clock period (FCP (x)) is the probability that the
pipeline can cycle with a period smaller than or equal to a given value (P (TCP ≤ x)).
For a pipeline without ReCycle, such cumulative distribution function is:
F nrCP (x) = P (TCP ≤ x) = P (T1 ≤ x ∩ . . . ∩ TN ≤ x)
Given that we assume that path delays are independent across stages,
F nrCP (x) = P (TCP ≤ x) = P (T1 ≤ x)× . . .× P (TN ≤ x)
If we call F (x) the cumulative distribution function of the path delay in a stage, given
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that all stages have the same distribution, we have:
F nrCP (x) = P (TCP ≤ x) = F (x)× . . .× F (x) = (F (x))N
In a pipeline with ReCycle, the delay of a stage can be redistributed to other
stages, and the pipeline’s period is given by the average of the stage delays. Speciﬁ-
cally, the cumulative distribution function of the pipeline’s clock period is:
F rCP (x) = P (TCP ≤ x) = P (
T1 + . . . TN
N
≤ x) ≥ F (x), ∀x ≥ μ
The last equality used the fact that the average of N independent random variables
distributed normally with μ and σ is a random variable distributed normally with the
mean μ and standard deviation σ/
√
N . Also notice that this inequality holds only
for target clock period x at least equal to the average stage delay μ. This represents
the common or the most probable case.
From these equations, we see that F nrCP (x) ≤ (F rCP (x))N , where F rCP (x) < 1. This
allows us to draw an important conclusion: as we add more stages to the pipeline
(N increases), the pipeline with ReCycle has an exponentially higher probability of
achieving a given clock period, Tcp ≥ μ, than the one without it — i.e., the relative
ability of ReCycle to make timing improves exponentially with pipeline depth.
2.4.2 Adding Donor Stages
A second use of ReCycle is to increase the frequency of a pipeline further by adding
Donor pipeline stages. A donor stage is an empty stage that is added to the critical
loop of the pipeline — i.e., the loop that determines the cycle time of the pipeline.
The donor stage introduces additional slack that it “donates” to the other stages in
the critical loop. This enables a reduction in the pipeline’s clock period.
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Donor stages are supported by including an additional pipeline register immedi-
ately after the output pipeline register of some pipeline stages. I call such registers
Duplicates in this thesis. In normal operation, a duplicate register is transparent and,
as described in [49], introduces minor time overhead. To insert a donor stage after
a stage, its duplicate register is enabled. In my experiments, I add one duplicate
register to each of the 13 logical pipeline stages in the Alpha pipeline of Figure ??(a).
In this way, I ensure to cover all the pipeline loops.
Adding an extra stage to the pipeline incurs an IPC penalty, so it must be carefully
done to deliver a net positive performance improvement. To select what donor stage(s)
to add, one needs to have a way of measuring their individual impact on the IPC of
the applications. Then, I choose the one(s) that deliver the highest performance.
Note that the IPC penalty for adding an extra stage to single-cycle loops would be
insurmountable. Therefore, when a single-cycle loop becomes critical, I decide to
apply Forward Body Bias (FBB) to it. Applying FBB improves the speed of the
stage at the cost of an increase in leakage power [69]. The selection algorithm that is
used in my scheme is called the Donor algorithm.
The Donor algorithm proceeds as follows. Given an individual pipeline, the Re-
Cycle algorithm is run to identify the critical loop. If it is a single-cycle loop, we
apply FBB to make it non-critical. Otherwise, one duplicate register is selected from
the critical loop and create a donor stage, rerun the ReCycle algorithm to set the
new time skews and clock period, and measure the IPC. This process is repeated for
all the duplicate registers in the loop, one at a time. The donor stage that results in
the highest performance is accepted. After this, the ReCycle algorithm is run again
to identify the new critical loop and repeat the process on this loop. This iterative
process can be repeated until the pipeline reaches the power limit.
The Donor algorithm can be run statically at the manufacturer’s site once or
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dynamically at runtime many times. In the former case, the manufacturer has a rep-
resentative workload, and makes each decision in the algorithm based on the impact
on the performance of the workload.
If the Donor algorithm is run dynamically, the chip will rely on a phase detector
and predictor (e.g., [57]) to detect phases in the running application. At the beginning
of each new phase, the system runs the whole algorithm to decide what donor stages
to add. The algorithm overhead is tolerable because application phases are long — the
average phase is typically over 100ms. Moreover, during the period needed to proﬁle
the IPC of a given pipeline conﬁguration (e.g., ≈10,000 cycles), the application is still
running.
Note, however, that at every step in the Donor algorithm that we want to change
the clock skews in the pipeline, we need to wait until the pipeline drains. Conse-
quently, such operation is as expensive as a costly branch misprediction. To reduce
overheads, since program phases tend to repeat, I envision that, after the system
selects the skews, period, and donor(s) for a new phase, it saves them in a table. The
data in the table will be reused if the phase is seen again in the future. Moreover, as
an option, we may decide to stop after we have added one or two donor stages.
Supporting the ability to add donor stages necessarily complicates the pipeline
implementation. For example, extending the number of cycles taken by a functional
unit introduces complexity in the instruction scheduler. I am not aware of any work
on systematically managing variable numbers of cycles for logical pipeline stages —
although some restricted schemes have been recently proposed [50] (Section 2.8). This
could be an interesting problem for future research in this area.
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2.4.3 Pushing Slack to Feedback Paths
A third use of ReCycle is to push the slack of non-critical loops to the loops’ feedback
paths. Such slack can then be used to reduce power or to improve wire routability. To
see why, recall that the pipeline model that we are using (Section 2.2.2) models loops
as sets of stages with feedback paths. The latter are abstracted away as simply wires
with repeaters. Repeaters are typically inverters that, by interrupting long wires,
reduce the total wire delay [32].
Two loops in a pipeline can be disjoint or overlapping. For example, Figure 2.4
shows two overlapping loops from Figure 2.1(a): the branch misprediction one and
the integer load misspeculation one.
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Figure 2.4: Example of overlapping loops.
In all the pipeline loops but the critical one, we use ReCycle to push all the slack
in the loop to its feedback path. This does not aﬀect the cycle time. Note that a
stage that belongs to multiple loops has a special property: its slack is transferred
to the feedback paths of all the loops it belongs to. For example, in Figure 2.4, the
slack in the IntQ stage is passed simultaneously to both feedback paths.
By accumulating the slacks in the feedback paths, we can perform the following
two optimizations.
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Power Reduction
With optimal repeater design, about 50% of the power in a feedback path is dissipated
in the repeaters [37]. Eliminating repeaters would save power, but it would also
increase the delay of the feedback path, since a wire delay is D = kl2, where l is the
length of the wire without repeaters. Consequently, we propose to save power by
eliminating as many repeaters as it takes to consume all the slack in the feedback
path.
We envision an environment where the manufacturer, after measuring the eﬀect of
process variation on a particular pipeline, could eliminate individual repeaters from
feedback paths to save power. In this case, we would proceed by removing one repeater
at a time, selecting ﬁrst repeaters between adjacent shortest wire segments (ls). If we
assume a wire with repeaters designed for optimal total delay, the delay through a
repeater is equal to the delay through a wire segment [32]. Consequently, eliminating
one repeater increases the delay from 3kl2s to k(2ls)
2, which is a net increase of kl2s .
This is true only if the wire segments adjacent to the repeater have equal length ls.
In the general case, these wire segments may have lengths mls and nls. Then the
increase in delay due to removing the repeater would be k(m+n)2l2s−(km2l2s+kn2l2s+
kl2s) = (2mn−1)kl2s . The optimal algorithm would remove the repeater with the least
2mn−1, so that it increases the delay by the least while eliminating a repeater. Such
a choice leaves more slack for the next step than any other choice. Also, the greater
the available slack, the more repeaters can potentially be eliminated. Therefore the
number of repeaters eliminated using this order of repeater elimination will be at
least as much as using any other order. This is a greedy algorithm that yields the
optimal solution for this problem. Note that if repeaters are inverters, then we also
need to maintain parity, and will be constrained to remove two repeaters at a time.
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Improved Routability
The slack of the feedback paths can instead be used to ease wire routing during
the layout stage of pipeline design. Speciﬁcally, the routing tool can be given more
ﬂexibility to either lengthen the wires or put them in slower metal layers. Unfortu-
nately, the routing stage is pre-fabrication and, therefore, the exact slack that will
be available for each feedback path after fabrication is not known. Consequently, the
amount of leeway given to the routing tool has to be based on statistical estimates.
Heuristics can be used, such as giving leeway only to the feedback paths of loops that
are long — since they are unlikely to be critical because they can collect slack from
many stages — and giving no leeway to the feedback paths of the loops that are very
short — since one of them is likely to be the critical loop. In any case, even if for
a particular pipeline, a loop whose feedback path was routed suboptimally ends up
being the critical loop, correctness is not hurt: ReCycle will simply choose a slighly
longer clock period than it would have chosen otherwise.
I lack the infrastructure to properly evaluate this optimization. However, discus-
sions with Synopsys designers suggest that the leeway that ReCycle provides would
ease the job of routing the feedback paths of the pipeline.
2.4.4 Salvaging Chips Rejected Due to Hold Violations
A ﬁnal use of ReCycle is to salvage chips that would otherwise be rejected due to
variation-induced hold-time failures. This is a special case of ReCycle’s use of cy-
cle time stealing to improve pipelines after fabrication. However, while correcting
setup violations (violations of Equation 2.6) can be accomplished through other,
non-ReCycle techniques, correcting hold violations (violations of Equation 2.7) af-
ter fabrication with other techiques is harder. Speciﬁcally, a setup-time problem
can be corrected by increasing the pipeline’s clock period. However, correcting a
29
hold-time problem after fabrication can be done only with trickier techniques such
as slowing down critical paths by decreasing the voltage — with an adverse eﬀect
on noise margins. As a result, chips with hold-time problems typically end up being
discarded.
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Figure 2.5: Skewing the clock signal: clock distribution network (a) and circuitry to
change the delay of the signal (b).
The ReCycle framework seamlessly ﬁxes pipelines with hold failures. Referring
to Equation 2.7, a hold failure makes the right side negative for some pipeline stage,
but ReCycle can make the left side negative as well. Running the ReCycle algorithm
of Section 2.3.2 will compute the optimal register skews for all stages to make such a
pipeline reusable.
2.5 Implementation Issues
ReCycle has three components: tunable delay buﬀers, the software system manager,
and duplicate registers. In addition, it can optionally have a phase detector and
predictor, and temperature sensors. In this section, we overview their implementation
and then show the overall ReCycle system.
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2.5.1 Tunable Delay Buﬀers
ReCycle uses Tunable Delay Buﬀers (TDB) in the clock network to intentionally
skew the signal that reaches individual pipeline registers. This can be easily done.
Figure 2.5(a) shows a conventional clock network, where the clock signal is distributed
through a multi-level network — usually a balanced H tree. The signal driven by the
clock generator is boosted by repeaters and buﬀered in signal buﬀers — at least once,
but often at a few levels — before driving a local clock grid. A local clock grid clocks a
pipeline stage. This multi-level tree is strategically partitioned into zones that follow
pipeline-stage boundaries.
We replace the last signal buﬀer at each zonal level in Figure 2.5(a) with a TDB,
capable of injecting an intentional skew into its clocking subtree. This can be done by
simply adding a circuit to delay the clock signal, for example as shown in Figure 2.5(b).
A string of inverters is tapped into at diﬀerent points to sample the signal at diﬀerent
intervals, and then a multiplexer is used to select the signal with the desired delay.
A similar design is used in the Itanium clock network [24] — in their case to ensure
that all signals reach the stages with the same skew.
The TDB itself could be subject to variation. This can be avoided by sizing its
transistors larger.
2.5.2 System Manager
We propose to implement the ReCycle algorithm in a privileged software handler
that executes below the operating system like the System Manager (SM) in Pentium
4 [56]. The ReCycle algorithm code and its data structures are stored in the SM
RAM. When a System Management Interrupt (SMI) is generated, the ReCycle SM
handler is invoked. The handler determines the new pipeline register skews and
programs them into the TDBs. It also determines the new cycle time. As indicated
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in Section 2.3.2, the ReCycle algorithm performs about 4,400 basic operations for our
pipeline, which take around 750ns on a 6GHz processor.
An SMI can be generated in two cases: when chip conditions such as temperature
change (Section 2.3.3) or, if donor stages are supported, when the currently running
application enters a new phase (Section 2.4.2). In the former case, the SMI is gener-
ated by sensors that detect when path delays change, such as a temperature sensor.
In the latter case, the SMI is generated by a phase detector and predictor, such as
the hardware unit proposed by Sherwood et al. [57].
2.5.3 Duplicate Registers
To apply the Donor Stage optimization of Section 2.4.2, we include one duplicate
register in each logical pipeline stage — for example, immediately after the output
pipeline register of its last physical stage. By default, these duplicate registers are
disabled; when one is enabled, it creates a donor stage.
Previous work on variable pipeline-depth implementations shows how pipeline reg-
isters can be made transparent using pass-transistor multiplexing structures [49]. In
our design, the single-bit enable/disable signals of all duplicate registers are collected
in a special hardware register called Donor Creation register. Such register is set in
privileged mode by the ReCycle SM handler.
2.5.4 Overall ReCycle System
The overall ReCycle system is shown in Figure 2.6. The ﬁgure shows one logical stage
comprised of one physical stage. The duplicate register of the previous stage (shown
in dashed lines) is not enabled, but the one of this stage is.
The hardware overhead of ReCycle is as follows. For each logical stage, ReCycle
adds a duplicate pipeline register and its TDB. A TDB is a signal buﬀer like those
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Figure 2.6: Overall ReCycle system.
in conventional pipelines augmented with a chain of inverters and a multiplexer.
Moreover, for each physical pipeline stage, ReCycle augments the existing clock signal
buﬀer with a chain of inverters and a multiplexer. Finally, ReCycle adds the Donor
Creation register. Optionally, ReCycle also uses a phase detector and predictor, and
temperature sensors. Section 2.6.2 quantiﬁes these resources for the actual pipeline
modeled.
2.6 Evaluation Setup
2.6.1 Architecture Modeled
We model a 45nm architecture with a processor similar to an Alpha 21264, 64KB
L1 I- and D-caches and a 2MB L2 cache. We estimate a nominal frequency of 6GHz
with a supply voltage of 1V. We use the simpliﬁed version of the Alpha 21264 pipeline
shown in Figure 2.1(a). In the ﬁgure, labeled boxes represent logical pipeline stages,
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which are composed of one or more physical pipeline stages. Unlabeled boxes show
pipeline registers between logical stages. The pipeline registers between the multiple
physical stages of some logical stages are not shown.
The Alpha 21264 pipeline has a logic depth of approximately 17FO4 per pipeline
stage [33]. As per [30], I choose the setup and hold times to be 8% and 4%, respec-
tively, of the nominal clock period. This gives a nominal period of 18.5FO4 and a
setup and hold times of 1.5FO4 and 0.8FO4, respectively. In some experiments, the
logic depth of the pipeline stages is scaled from 17FO4 to 6FO4; in all cases, the same
absolute value of the setup and hold times is used.
I took the latencies of the diﬀerent pipeline structures at 17FO4 from [33]. I
followed the methodology in [31] in that, as the logic depth of stages decreases,
extra pipeline stages are added to keep the total algorithmic work in the pipeline
constant. Finally, I assume that, before variation, the pipeline stages are balanced.
This represents the most unfavorable case for ReCycle.
The feedback path lengths are estimated based on the Alpha 21264 ﬂoorplan
scaled down to 45nm. From ITRS projections, I use a wire delay of 371ps/mm [36].
2.6.2 ReCycle Hardware Overhead
The pipeline used in this chapter (Figure 2.1(a)) has 23 physical pipeline stages
organized into 13 logical ones. Consequently, as per Section 2.5.4, ReCycle needs the
addition of 13 duplicate pipeline registers, 13 clock signal buﬀers connected to the
duplicate registers, 36 inverter chains and multiplexers, one Donor Creation register
and, optionally, one phase detector and predictor, and temperature sensors.
The area and power overhead of the duplicate pipeline registers, clock signal
buﬀers, inverter chains, multiplexers, Donor Creation register, and temperature sen-
sors is negligible. Speciﬁcally, I observe that the maximum clock skew Tskew max
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needed per stage is 50% of the nominal clock period. This corresponds to 0.5 ×
18.8FO4 = 9.4FO4. Using 1FO4 ≈ 3FO1 from [32], and 1FO1 = 4ps at 45nm
from [47], we have that Tskew max = 112.8ps. This delay can be supplied by 28 basic
inverters. Then, the multiplexer can be controlled by 5 bits. The resulting clock
signal buﬀer with the inverter chain, multiplexer, and skew selector consumes negli-
gible area and power. As a reference, a bigger buﬀer controlled by 16 bits at 800nm
occupies just under 350μm × 150μm [23]. Linearly scaling the area to a 45nm design,
and adding up the contributions of all the added buﬀers, we get a negligible area.
Moreover, Chakraborty et al. [16] ﬁnd the power overhead of TDBs to be minimal.
A hardware-based phase detector and predictor, like the one proposed by Sher-
wood et al. [57], can be used. Using CACTI [67], I estimate that it adds ≈ 0.25% to
the processor area.
2.6.3 Modeling Process Variation
I model a chip with four instances of the processor, L1 and L2 architecture described
in Section 2.6.1 — although only one processor is being used. The chip’s threshold
voltage (Vt) and eﬀective channel length (Leff ) maps are generated using the model
of Section 2.2.3. For Vt, I set μ=150mV at 100 . Since systematic variations in Leff
and Vt are strongly correlated [15], I use empirical data from Friedberg et al. [29]
to set σ/μ to 0.09. Following [38], I use equal contributions of the systematic and
random components. Finally, since Friedberg et al. [29] observe that the range of
spatial correlation is around half the length of the chip, I use a φ = 0.5.
For Leff , I use ITRS projections that set Leff ’s σ/μ design target to be 0.5 of Vt’s
σ/μ. Consequently, I use σ/μ = 0.045. I use the critical path distribution and timing
model described in [55]. That model uses, for logic stages, experimental data from
Ernst et al. [27] and, for memory stages, extensions to the model of Mukhopadhyay
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et al. [46]. In this model, we set the σextra/μ of Dextra to 0.028.
Each individual experiment is repeated 10,000 times, using 10,000 chips. Each
chip has diﬀerent Vt and Leff maps generated with the parameters described using
a statistics package. Finally, I ignore variation in wires, in agreement with current
variation models [34].
2.6.4 Architecture Simulation Infrastructure
I measure the performance of the architecture of Section 2.6.1 with the SESC cycle-
accurate execution-driven simulator [53]. I run all the SPEC2000 applications except 3
SPECint (eon, perlbmk, and bzip2) and 4 SPECfp (galgel, facerec, lucas, and fma3d)
that fail to compile correctly. I evaluate each application for 0.6-1.0 billion instruc-
tions, after skipping several billion instructions due to initialization. The simulator
is augmented with dynamic power models from Wattch [13] and CACTI [67].
2.7 Results
2.7.1 Timing Issues After Applying ReCycle
In any given pipeline, the loop with the longest average stage delay limits the ability
of ReCycle to further reduce the pipeline clock period. This loop is called the critical
one. Figure 2.7 shows the number of times that each pipeline loop is critical for the
batch of 10,000 pipelines considered in this evaluation.
The probability of criticality of a pipeline loop depends on three factors: (1) the
number of pipeline stages in the loop, (2) whether some of these stages share the
same value for the systematic component of process variation parameters, and (3)
the fraction of wire delay in the loop. Speciﬁcally, loops with a large number of
stages will be able to average out inter-stage delay variation better. Therefore, they
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Figure 2.7: Histogram of critical pipeline loops.
are less likely to be critical. From the ﬁgure, we see that the branch misprediction
loop (bmiss) and the load forwarding loop (ldfwd) are almost never critical because
of the large number of stages in these loops. On the other hand, single-cycle loops
like integer and ﬂoating-point rename (iren and fpren) and integer execute (ialu) are
frequently critical.
As indicated in Section 2.2.2, several pipeline stages are modeled to have the same
systematic component of variation parameters. This includes, for example, the three
stages in IF. These stages are only able to average out their random component of
variation. Therefore, loops that contain this type of stages are more likely to be
critical than other loops with the same total number of stages. We can see this from
the fpadd and fpmul loops. Each of the FPAdd and FPMul functional units has 4
stages, which have the same systematic component of variation. Therefore, these
loops are critical more often than the fetch loop.
Finally, since wires are not subject to variation in the model, loops with a higher
fraction of wire delay will be less aﬀected by variation, and hence less likely to be
critical. This explains why the single-cycle integer and ﬂoating-point issue loops
(iissue and fpissue) are less frequently critical than the other single-cycle loops: iissue
and fpissue consist of SRAM structures dominated by wire delay, while iren, fpren,
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and ialu are modeled as logic stages.
In a given pipeline, only one loop is critical, and the rest have unused timing slack.
For the same experiment as in the previous ﬁgure, Figure 2.8 shows the average slack
per stage in each loop. The data is shown relative to the stage delay of a no-variation
pipeline.
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Figure 2.8: Average slack per stage in each loop. The data is shown relative
to the stage delay of a no-variation pipeline.
We observe that the int and fp rename and int execute loops, which were critical
most often in ﬁgure 2.7, have the least slack per stage in ﬁgure 2.8. On the other hand,
in ﬁgure 2.7 the branch mispredict, int and fp load speculation and load forwarding
loops were the least critical. They have higher slack per stage (11− 14%) than most
other stages, but still less than fetch and fp add and multiply loops because although
the slack in the loop may be signiﬁcant, it gets divided by a relatively large number
of stages. The fpadd and fpmul loops have the most slack per stage, because they
are composed of 4 stages with same systematic component of variation. Hence, when
they are not critical, they tend to have more slack.
Finally, I measure the average and maximum time skew that ReCycle inserts per
pipeline register. I show this data as I reduce the useful logic depth of the pipeline
stages from the default 17FO4 to 6FO4 (Figure 2.9). The skews are shown relative
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to the stage delay of a no-variation pipeline for the same logic depth of the stages.
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Figure 2.9: Average and maximum time skew inserted by ReCycle per pipeline regis-
ter. The skews are shown relative to the stage delay of a no-variation pipeline of the
same logic depth.
The skew is a measure of the stage unbalance in the pipeline loops. Both the
average and maximum skews tend to increase as we decrease the logic depth. The
reason is that, for shorter stages, the random component of the variation is more
prominent, increasing the unbalance. The average and maximum skews are only
5–7% and around 30%, respectively.
2.7.2 Frequency After Applying ReCycle
I now evaluate the frequency increases delivered by ReCycle. Figure 2.10 shows the
frequency of three diﬀerent environments: pipeline with process variation and no
ReCycle (Var), pipeline with variation and ReCycle (ReCycle), and pipeline with no
variation (NoVar). The bars are normalized to the average frequency of Var. The
Var and ReCycle bars show the range of frequencies for the diﬀerent experiments.
The frequency improvement due to ReCycle depends on which loop contains the
slowest stage after variation. If such a loop has many stages and signiﬁcant inter-stage
delay variation, ReCycle is likely to improve the pipeline frequency signiﬁcantly. On
the other hand, if such a stage happens to be in a single-cycle loop, ReCycle does not
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Figure 2.10: Pipeline frequency of the environments considered.
improve the frequency at all.
From the ﬁgure, we see that, on average, ReCycle improves the frequency of the
pipeline by 6% over Var. Given that NoVar’s frequency is 15% higher than Var’s,
ReCycle recovers 40% of the frequency lost to variation. Overall, the presence of
single-cycle loops results in relatively smaller gains of ReCycle over Var.
Next, I compare the three environments as the useful logic depth per pipeline
stage is varied from 17FO4 to 6FO4. This is shown in Figure 2.11, where the curves
are normalized to the Var frequency with 17FO4.
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Figure 2.11: Pipeline frequency for diﬀerent useful logic depths per pipeline
stage.
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As we decrease the logic depth per stage, the frequency increases for all three envi-
ronments. Moreover, the separation between the Var and the other curves increases,
which means that process variation hurts the frequency of a pipeline more. Overall,
ReCycle increases the average frequency over Var by about 6% across all the design
points.
2.7.3 Adding Donor Stages
The frequency improvement due to ReCycle is constrained by the critical loop in the
pipeline. To further improve the pipeline frequency, we must ﬁnd a way to decrease
the average stage delay in the critical loop. As described in section 2.4.2, this can be
accomplished by inserting a Donor stage in the loop, or applying FBB. This operation
reduces the average stage delay in this loop, making another loop the critical one.
Adding a Donor stage increases the pipeline frequency, but makes the pipeline loop
longer, thus decreasing the IPC when the loop latencies are exposed.
I ﬁnd that adding a Donor stage to a single-cycle loop when it is critical results
in an unsurmountable IPC penalty. Consequently, I evaluate two approaches. One is
to add Donor stages only to critical loops that are longer than one cycle. The second
approach is to additionally apply Forward Body Biasing (FBB) to single-cycle loops
when they are critical.
In the ﬁrst approach, Donor stages are added to loops as they become critical and,
in the second approach, I additionally apply FBB to single-cycle loops as they become
critical. The process stops when the performance ﬁnishes increasing any further, or
the power limit of 30W per processor is reached. Note that the optimal conﬁguration
of Donor stages and FBB depends on the workload. Such conﬁguration could either
be set once after manufacture, based on the assumption of a representative workload
mix, or it could be adjusted dynamically based on the currently-running workload. I
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call such conﬁgurations StDonor+FBB and DynDonor+FBB, respectively.
In the experiments, I ﬁnd that, if I just apply ReCycle plus Donor stages, negligible
performance gains are obtained over ReCycle. This is because single-cycle loops
quickly become critical. Consequently, I focus on ReCycle plus Donor stages plus
FBB for critical single-cycle loops. In this environment, Figure 2.12 shows the average
number of Donor stages added to a pipeline, and the range for the diﬀerent pipelines.
There is a bar for each SPEC application, and a bar labeled static for the mean across
applications. The latter corresponds to the StDonor+FBB environment, while the
other bars correspond to the DynDonor+FBB environment. The ﬁgure also shows
the range of values across the experiments. We can see that the number of Donor
stages is typically between 1 and 2.
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Figure 2.12: Number of Donor stages used.
Figure 2.13 plots the average number of stages that receive FBB and the range
for diﬀerent pipelines. These stages all belong to single-cycle loops. We can see that
typically apply FBB is applied to about 3 stages. I estimate that, in the worst case,
when all 5 stages receive FBB for a maximum ΔVth of -75mV, it adds about 7% to
the total power consumed by each processor (and private caches).
To give further insight into the impact of donor stages and FBB on the pipeline
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Figure 2.13: Number of stages with forward body bias.
frequency, Figure 2.14(a) shows the frequency changes as the Donor algorithm is run
on one example pipeline instance. Each data point corresponds to the addition of one
donor stage or applying FBB to a single-cycle loop. We can see that the frequency
consistently increases until it saturates towards the end. The saturation typically
happens when a single-cycle loop becomes critical for the second time. The ﬁrst time
it became critical we applied FBB to speed it up. So when it becomes critical again,
we cannot proceed further.
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Figure 2.14: Impact of donor stages and FBB on frequency (a) and performance (b)
in one pipeline instance.
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Since increasing the latency of a pipeline loop hurts IPC, not every step in fre-
quency increase translates into a performance increase. Figure 2.14(b) shows the
performance changes for the pipeline instance of Figure 2.14(a). From this graph it
is clear that the ﬁrst 3 points correspond to FBB, since the performance tracks the
frequency for all 3 curves. If we focus on the solid curve corresponding to the average
of all applications, we observe that the performance more or less increases at every
step until it reaches a maximum. After that it begins to degrade. In several of the
simulated pipelines, we found that this curve was truncated even before reaching a
maximum, due to single-cycle loops. The ﬁgure also shows the curve if I had used
only SPECint or SPECfp applications to proﬁle the IPC changes. For referense, the
graph also shows a horizontal line close to 8% that corresponds to the performance of
the pipeline with no variation, and not using donor stages or FBB. The combination
of Donor stages with FBB is not able to fully regain the performance losses due to
variation.
2.7.4 Overall Performance and Power Evaluation
Finally, Figure 2.15 compares the performance of Var, NoVar, ReCycle, ReCycle +
FBB, ReCycle plus the static application of the Donor algorithm plus FBB (ReCycle
+ StDonor + FBB), and ReCycle plus the dynamic application of the Donor algo-
rithm plus FBB (ReCycle + DynDonor + FBB). The latter is a limited dynamic
environment, where I consider each whole application to be a single phase and, there-
fore, only rerun the Donor algorithm at the beginning of each application. Moreover,
I assume that I know the average IPC impact of adding each donor stage from a pre-
vious proﬁling run. Modeling a more sophisticated dynamic environment will likely
produce better results. The static and dynamic Donor environments are generated
as explained in section 2.4.2. The bar for ReCycle+FBB corresponds to combining
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ReCycle with forward body biasing the single cycle loops when they become critical.
In the ﬁgure, the bars show the average performance and, except for NoVar, include
a segment with the range of values measured. All bars are normalized to the average
Var.
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Figure 2.15: Performance of diﬀerent environments.
From Figure 2.15, we see that the performance of ReCycle and NoVar is 4% and
10% higher, respectively, than Var. ReCycle is able to recover 40% of the gap between
Var and NoVar. ReCycle + FBB delivers 6.4% performance improvement over Var.
The ﬁgure also shows the impact of applying ReCycle plus Donor stages plus FBB
for single-cycle loops. We see that the static and dynamic application of the Donor
algorithm deliver approximately the same performance. Such performance is roughly
9% higher than Var. Therefore, this technique recovers 90% of the performance lost
to variation.
Finally, note that applying ReCycle plus Donor stages does not improve the per-
formance over ReCycle alone much. An additional technique is needed to speed-up
the stage in critical single-cycle pipeline loops. In this chapter, I used FBB. However,
other related techniques such as Adaptive Supply Voltage (ASV) could be used. Fur-
ther, by comparing ReCycle+FBB with ReCycls plus Donor stages plus FBB, we ﬁnd
that donor stages contribute 2.6% to the performance improvements, on average.
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ReCycle generates timing slack that is used to increase the frequency. Interest-
ingly, I could use the slack generated by ReCycle to save power instead. Speciﬁcally,
I could use dynamic voltage scaling to bring the frequency back to the Var level while
reducing the operating voltage — saving dynamic power in the process. Similarly, I
can do the same thing with the slack created by the Donor optimization, except that
now we want to roll back the frequency until we get the same performance as Var.
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Figure 2.16: Dynamic power for constant performance.
The results of these experiments appear in Figure 2.16. The ﬁgure shows the dy-
namic power consumed by the environments of Figure 2.15 at constant performance.
We can see that ReCycle saves on average 15% of the Var dynamic power; ReCycle +
FBB saves 23%. Moreover, ReCycle+StDonor+FBB and ReCycle+DynDonor+FBB
save approximately 30% of the Var dynamic power. These are sizable power reduc-
tions. For reference, I also show the corresponding power reduction for a NoVar
environment. Note that FBB with also increase the leakage power. I estimate it to
be 7% of the total chip power.
2.7.5 Eliminating Repeaters
Section 2.4.3 proposed using ReCycle to push the slack of non-critical loops to their
feedback paths and then consuming it by eliminating repeaters there — and saving
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power in the process. Figure 2.17 shows the percentage of repeaters in feedback paths
that ReCycle eliminates for diﬀerent logic depths.
For these experiments, I assume that, on average, feedback paths consume 35%
of a stage delay [34]. Further, repeaters are initially placed for optimal delay, such
that repeaters are equally spaced and the delay through a repeater (1FO1) equals
the delay through the wire segment between repeaters [32].
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Figure 2.17: Fraction of repeaters eliminated by ReCycle.
The ﬁgure shows that ReCycle removes 54-70% of the repeaters, depending on
the logic depth per stage. The overall higher numbers are due to the fact that
the eﬀectiveness of ReCycle is limited by single-cycle loops that frequently become
critical. As a result, the non-critical loops tend to have a signiﬁcant amount of
slack, which cannot be transformed into performance improvements. Further, the
eﬀectiveness increases in pipelines with less logic per stage. This is because, as the
pipeline becomes longer and stages shorter, there exists more unbalance across stages.
This results in non-critical loops having more slack. The bigger the slack is, the more
repeaters can be removed. Overall, since ≈50% of the power in feedback paths is in
repeaters [37], this can result in sizeable power reduction in the feedback paths. We
must note that eliminating repeaters, also makes wire segments longer, increasing the
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power dissipated in the wires themselves.
2.8 Related Work
ReCycle is an architectural framework for pipelines that comprehensively performs
cycle time stealing after fabrication (either statically at the manufacturer site or
dynamically based on operating conditions) to tolerate process variation. The most
related areas of research are those of clock skew optimization and adaptive pipelining.
Clock skew optimization has been well studied in the circuits community [8]. It
has been applied both at design time and after fabrication to improve circuit timing
margins. Fishburn [28] was the ﬁrst to propose a linear programming formulation to
ﬁnd the optimal clock skews in a circuit.
Several works use clock skewing to address the problem of process variation. Most
of them apply skewing to latch elements in the clock distribution network to compen-
sate for the eﬀects of process variation on the clock path delays themselves (e.g., [59]).
For example, Itanium has buﬀers in the clock network that dynamically deskew the
signal — i.e., ensure that the clock signal reaches all the parts of the processor with
the same skew [24]. On the other hand, Liang and Brooks [44] use clock skewing to
balance two pipeline stages. Speciﬁcally, they use cycle time stealing between the
register ﬁle and execute stages and, with level-sensitive latches, between stages in the
ﬂoating-point unit.
The only work that applies cycle time stealing in a systematic manner in a pipeline
is that of Lee et al. [43]. They use it in the context of Razor to balance pipeline
error rates. They neither apply it to process variation nor, more importantly, study
the impact of pipeline structure such as pipeline depth or loop organization on the
performance of cycle time stealing.
Adaptive pipelining techniques are related to our donor stage optimization. Kop-
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panalil et al. [41] study the eﬀect of dynamically merging pipeline stages to extend
the frequency range of dynamic voltage scaling; they do not explicitly describe the
implementation details of their scheme. Efthymiou et al. [26] use asynchronous design
techniques to adaptively merge adjacent stages in an embedded, single-issue processor
pipeline. Albonesi [6] proposes dynamically-varying functional unit latencies as an
adaptive processing scheme, but he does not discuss the resulting scheduling com-
plexities. Recently, Ozdemir et al. [50] address the issue of scheduling complexity
for variable-access L1 cache by using additional load-bypass buﬀers. Finally, concur-
rently with this work, Liang and Brooks [44] propose inserting level-sensitive latches
inside the FP unit that can be enabled after fabrication. If process variation is such
that the unit does not meet timing, the latches are enabled, adding one extra cycle
to the FP unit.
2.9 Conclusions
Process variation aﬀects processor pipelines by exacerbating pipeline unbalance and
reducing the attainable frequency. To tolerate variation, in this thesis, I proposed
an architectural framework called ReCycle that comprehensively applies cycle time
stealing — transferring the timing slack of the faster stages to the slower ones by
skewing the clock arrival times to latching elements after fabrication. As a result, the
pipeline can be clocked with a period close to the average stage delay rather than the
longest one.
I showed that ReCycle increases the frequency of a pipeline without changing its
structure or depth, or the speed of transistors. Such increase is relatively higher the
deeper the pipeline is. The Alpha-like pipeline used in this evaluation has 5 single-
cycle loops, which is signiﬁcant because single-cycle loops are not amenable to cycle
time stealing.
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Moreover, I proposed donor pipeline stages, which are empty stages added to the
critical loop in the pipeline to “donate” slack to slow stages. I found that Donor stages
by themselves did not signiﬁcantly improve performance due to the presence of single-
cycle loops. Consequently, I proposed to apply Forward Body Biasing (FBB) to single-
cycle loops when they become critical, thus enabling a higher pipeline frequency. I
also used ReCycle to push the slack of non-critical pipeline loops to their feedback
paths, which can then be consumed there to reduce wire power or to improve wire
routability. Finally, ReCycle can also be used to salvage chips that would otherwise
be rejected due to variation-induced hold-time failures.
On average for a 17FO4 pipeline at 45nm technology, ReCycle increased the fre-
quency by 6%, thereby recovering 40% of the performance lost to variation, and
speeding up our applications by 4%. Combining ReCycle with donor stages and
FBB increased the performance of the original pipeline by 9%, regaining 90% of the
performance losses due to variation.
50
Chapter 3
Facelift: Hiding and Slowing Down
Aging in Multicores
3.1 Introduction
The challenges of ensuring the reliability of upcoming, deep sub-micron hardware
have spurred interest in the fact that processors have a limited lifetime. Several
architecture-level research eﬀorts (e.g., [10, 63, 78]) have focused on studying when
processors reach the end of their useful life (i.e., their MTTF), and how they fail
then. However, an issue that is as important to understand is how the performance
of processors gradually and slowly changes with time, as processors wear out or age
during the course of their normal, useful lifetime.
Devices age during normal use. According to IBM’s Bernstein et al. [9], two major
mechanisms that induce aging in devices are Negative Bias Temperature Instability
(NBTI) and Hot-Carrier Injection (HCI). Roughly speaking, these eﬀects are due to
stresses induced on transistors by the normal, continuous movement of electrons and
holes. At the macroscopic level, these eﬀects manifest as gradually slower circuits as
time goes by.
Anticipating this fact, processor designers add timing guardbands to their de-
signs [4]. The goal is that any increase in critical path delay during the processor’s
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useful lifetime be absorbed by the guardband, and any timing error be averted. Anec-
dotal evidence suggests that current processors include a guardband to last for 7–10
years. Clearly, the aging process has important implications on the cost of processor
design.
Perhaps surprisingly, there is little architectural work on trying to reduce the
performance degradation while the processor is aging in its useful lifetime. The most
relevant work I am aware of is that of Ramakrishnan et al. [52], Abella et al. [2], and
Shin et al. [58]. The idea is to dynamically set the transistors to a logic value that
“undoes” some of the aging process — during periods when this does not disrupt the
processor’s execution. While this technique is eﬀective and transparent to all software
layers, the hardware required is likely to be intrusive to the processor design and may
have performance implications. Ideally, we would like solutions that do not aﬀect the
processor internals. Other related work involves techniques to extend the processor’s
MTTF or attain it more cost-eﬀectively [63, 64].
In practice, aging depends exponentially on high-level parameters that can be
easily manipulated — supply voltage (Vdd), temperature (T), and threshold voltage
(Vt). Small changes to these parameters at key times in the processor lifetime can
have major eﬀects without requiring intrusive designs.
Using this general approach, this chapter of my thesis contributes with a frame-
work of techniques to (i) hide the eﬀects of aging in a multicore, (ii) slow down aging,
and (iii) gainfully conﬁgure the chip for a short lifetime. I call our framework Facelift.
A second contribution is to show how the shorter guardband that Facelift enables can
be used to either (i) design a less reﬁned version of the processor or (ii) cycle the
processor at a higher frequency.
Facelift hides the eﬀects of aging in a multicore by steering high-T jobs to cores
that are faster due to variation and low-T ones to the cores that are slower due
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to variation. Keeping the slow cores cooler enables the chip to appear to age less.
Facelift slows down aging through small, chip-wide changes to Vdd or Vt at key times
— using a non-linear optimization algorithm to carefully balance the impact of the
changes on the aging rate and on the critical path delays. Finally, Facelift conﬁgures
a chip for a short lifetime by “shifting” performance from the unused lifetime portion
to the used one.
Simulation results indicate that the Facelift techniques lead to more cost-eﬀective
multicore designs. We can take a multicore with a 7-year lifetime and, by hiding and
slowing down aging, enable it to cycle, on average, at a 14–15% higher frequency.
Alternatively, we can design a multicore for a 5 to 7-month lifetime and use it for 7
years. Finally, the implementation of the Facelift techniques is very simple.
This chapter is organized as follows. Section 3.2 provides a background; Section 3.3
discusses the impact of aging on architecture; Section 3.4 presents the techniques to
hide and slow down aging, and conﬁgure for a short lifetime; Sections 3.6 and 3.7
evaluate Facelift; and Section 3.8 discusses related work.
3.2 Background
3.2.1 Processor Aging
Processor aging is classically modeled with a failure rate that follows a bathtub curve
(Figure 3.1). The curve is characterized by three phases: Infancy, Normal Lifetime,
and Breakdown Period. During Infancy, the failure rate is high. During Normal
Lifetime, the failure rate is almost constant at a small value. Finally, in the Breakdown
Period, when the processor is past its intended useful life, the failure rate increases
again.
My thesis focuses on the Normal Lifetime. During this period, processors suﬀer
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Figure 3.1: Bathtub curve of failure rate.
gradual wearout or aging due to normal workload activity. Aging causes devices to
become slower, resulting in slower critical paths [9]. To handle this eﬀect, processor
designers add timing guardbands to their designs [4], so that any increased critical
path delays during the Normal Lifetime can be absorbed by the guardband and not
cause timing errors. It has been suggested that current processor designs include a
guardband to last for a Normal Lifetime of 7-10 years for enterprise systems and 3-5
years for PCs [4].
According to IBM’s Bernstein et al. [9], the two key mechanisms that increase the
delay of devices during the Normal Lifetime are Negative Bias Temperature Instability
(NBTI) and Hot-Carrier Injection (HCI). In particular, NBTI is a dominant eﬀect
that has been the subject of much interest [4, 17, 40, 45, 51, 72]. An important
insight is that both NBTI and HCI cause a gradual elevation of the threshold voltage
(Vt) of transistors [9] — PMOS transistors in NBTI and NMOS transistors in HCI.
A higher Vt in turn increases the transistor switching delay (Ts) through the alpha
power law [54]:
Ts ∝ VddLeff
μ(Vdd − Vt)α (3.1)
Note that my thesis is not about mechanisms that cause rapid degradation in the
device once they are introduced. Such mechanisms occur in the Breakdown Period
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of the bathtub curve. Examples of such mechanisms are Electromigration (EM) in
the wires and Time-Dependent Dielectric Breakdown (TDDB) in transistors [63].
Therefore, I do not consider these mechanisms. Moreover, since there are no models
that suggest how or even whether wire delays systematically increase during the
Normal Lifetime, I neglect wire delay increase.
NBTI
NBTI is explained by the Reaction-Diﬀusion model [48]. When logic input 0 is applied
to the gate of a PMOS transistor (Vgs=−Vdd), the presence of holes in the channel
causes Si-H bonds to break at the interface between the gate oxide and the channel.
The resulting H diﬀuses away, leaving positive traps (Si+) in the interface, which
increase Vt [40]. This process is called the Stress phase. The reaction rate mainly
depends on the temperature (T) and the supply voltage (Vdd). The increase in Vt
is [72]:
ΔVt stress = ANBTI × tox ×
√
Cox(Vdd − Vt)× e(
Vdd−Vt
toxE0
−Ea
kT
) × t0.25stress (3.2)
where tstress is the time under stress, tox is the oxide thickness (0.65nm), and Cox is the
gate capacitance per unit area (4.6×10−20F/nm2). E0, Ea, and k are constants equal
to 0.2 V/nm, 0.13 eV , and 8.6174 × 10−5eV/K, respectively. ANBTI is a constant
that depends on the aging rate.
When logic input 1 is applied to the gate (Vgs = 0), the transistor turns oﬀ, and H
atoms diﬀuse back, eliminating some of the traps. This process is called the Recovery
phase, and is independent of T and Vdd. The ﬁnal increase of Vt after considering
both the stress and recovery phases is [72]:
ΔVt final = ΔVt stress × (1−
√
η × trec/(tstress + trec)) (3.3)
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where trec is the time under recovery and η is a constant equal to 0.35.
HCI
In HCI, electrons accelerated in the electric ﬁeld of the channel collide with the
gate oxide interface. The collision creates electron-hole pairs. Energetic electrons —
referred to as “hot” — get trapped in the gate oxide layer, causing an increase in
Vt [66]. Hot-carrier induced degradation mainly aﬀects NMOS transistors. Moreover,
since hot electrons are generated during logic transitions, the impact of HCI is directly
proportional to the switching frequency. The increase in Vt with time is empirically
found to follow a power law relationship [66]:
ΔVt = AHCI × α× f × e
Vdd−Vt
toxE1 × t0.5 (3.4)
where t is time, and α and f are the activity factor and the frequency, respectively. tox
is the oxide thickness (0.65nm), and E1 is a constant equal to 0.8 V/nm [75]. AHCI
is a constant that depends on the aging rate.
Finally, the rate of HCI-induced aging also depends on T. While, to my knowledge,
there is no closed-form analytical relationship between the two, experimental results
from [77] show that Vt has a piecewise linear relationship with T.
3.3 Impact of Aging on the Architecture
The equations in Section 3.2.1 are, to the best of my knowledge, the most accurate
descriptions of NBTI and HCI available. They have been validated by experts [40,
48, 66, 70, 72, 77]. Based on them, this section builds a model of how aging aﬀects
critical paths. First, however, I summarize the factors that induce aging.
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3.3.1 Factors that Induce Aging
From Equations 3.2 and 3.4, we see that ΔVt due to NBTI or HCI follows a power
law with time (ΔVt NBTI ∝ t0.25 and ΔVt HCI ∝ t0.5). Since the exponents of t are less
than one, ΔVt increases rapidly ﬁrst and then more slowly — as shown in Figure 3.2.
In the case of NBTI, as given by Equation 3.3, the increase occurs only while the
transistor is under stress, and the recovery phase brings ΔVt down at a lower rate
than it went up.
Time
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Figure 3.2: Shape of the change in Vt due to NBTI (a) and HCI (b).
Factor Impact
NBTI HCI
Vdd exponential exponential
T exponential linear
α, f — linear
Table 3.1: Impact of key factors on aging.
From Equations 3.2 and 3.4, we note that ΔVt increases exponentially with Vdd
in both NBTI and HCI aging1. Moreover, ΔVt also increases rapidly with T —
exponentially in NBTI and linearly in HCI. Finally, ΔVt also depends linearly on
the activity factor α and frequency f in HCI. These dependences are summarized in
Table 3.1.
1In reality, the correct factor is Vdd − Vt, as per Equations 3.2 and 3.4.
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NBTI-induced aging also depends on the time that a PMOS transistor is stressed.
What matters is the fraction of time that the transistor is stressed, rather than the
timing of the interleaving of the stress and recovery periods [42].
3.3.2 Modeling the Impact of Aging on Critical Paths
I estimate the microarchitectural impact of aging by modeling its eﬀect on a pro-
cessor’s critical paths. Consider ﬁrst a single transistor. Its switching delay Ts is
computed using Equation 3.1, where Vt = Vt0 + ΔVt, and ΔVt is taken from Equa-
tions 3.3 or 3.4 depending on whether the transistor is PMOS or NMOS, respectively.
Next, I model two simple critical paths: one in a logic structure and one in a memory
structure.
I model a critical path in a logic structure by using the accepted chain of FO4
inverters. As shown in Figure 3.3(a), each CMOS inverter has one transistor of each
type. When the value of the input of the chain is changed, each inverter relies on one
transistor to charge or discharge its output. For example, in Figure 3.3(b), transistor
T2 discharges node A. These transistors are, successively, of diﬀerent types — in the
ﬁgure, N, P, N.
01 10 01 10 1 0 1 0
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Figure 3.3: Critical path in a logic structure.
The speed at which the signal propagates along the critical path mostly depends
on the speed of the transistors that charge or discharge the output nodes. In reality,
the other transistors have some small eﬀect, but I neglect it. Overall, therefore,
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I estimate the delay of an N-FO4 critical path to be the delay of N/2 NBTI-aged
PMOS transistors plus N/2 HCI-aged NMOS transistors.
In reality, a critical path can have a completely diﬀerent structure and a diﬀerent
ratio of PMOS to NMOS transistors. In this case, we need to identify the number
of transistors of each type that need to be activated for the signal to propagate.
Then, to compute the critical path delay, we can weight the two curves in Figure 3.2
by the number of activated transistors of the corresponding type, and add up the
results. Note that the resulting curve will have the general shape of a power law with
an exponent less than one, namely it will increase quickly ﬁrst and then ﬂatten out
toward the end.
I model a critical path in a memory structure to be the decoder of the structure,
wordline, pass transistor, bitline, and sense ampliﬁer. I use CACTI 4.2 [67] to estimate
the number of cycles taken by the critical path without aging, and the fraction of the
time taken by each component. To add the eﬀect of aging, I again use the NBTI and
HCI aging for the devices involved, and assume no aging for the wires.
Finally, the aging equations 3.3 and 3.4 have a statistical component. Conse-
quently, similar nominal devices under similar conditions may age at slightly diﬀerent
rates. However, it is unknown what distribution this component takes [4]. A rea-
sonable assumption is that this component is randomly distributed. In that case, its
eﬀect tends to average out over the several transistors of a critical path. For this
reason, and like previous work [2, 4], I neglect this component in my analysis. Any
uncertainty induced by this component is already included in the guardbands selected
by the designer.
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3.4 Hiding, Slowing Down, and Consolidating
Aging in Multicores
I now propose how to limit the eﬀect of aging. In the following, I ﬁrst present
the Facelift framework to understand the beneﬁts of limiting aging. Then, I examine
techniques to hide aging, slow it down, and conﬁgure a processor for a shorter lifetime.
3.4.1 General Framework
Consider a processor that, when it is ﬁrst used, has a critical-path latency equal to C0
(Figure 4.1(a)). As the processor is being used, the critical path slows down due to
aging. After a period t=Y0 equal to the lifetime for which the processor was designed
(e.g., 7 years), aging has caused the critical path delay to reach τ0. Consequently,
for the processor to be usable for the duration of its expected lifetime, it needs to
be clocked at a frequency no higher than f0 = 1/τ0. Here τ0 includes the setup
time. This implies that the designers have added a guardband G0 = τ0 − C0 that is
gradually consumed (Figure 4.1(a)). The same eﬀect is shown in a diﬀerent way in
Figure 4.1(b). In the ﬁgure, the guardband is given as a fraction S0 of C0.
Suppose that we now augment the processor with a technique that limits aging.
Figure 4.1(c) shows the percentage increase in critical path delay over C0 without the
technique (upper curve) and with it (lower curve). The upper curve is the same as
in Figure 4.1(a) with a diﬀerent Y-axis; by t=Y0, it reaches S0. By t=Y0, the lower
curve reaches only Sd (where d stands for design simpliﬁcation approach, as we will
see). I will show later that, for S0 ≈ 25%, we attain Sd ≈ 9%.
The reduction in S can be used in one of two ways: (1) to design a less reﬁned or
more “sloppy” version of the processor and still cycle it at the same frequency f0, or
(2) keep the same processor design and cycle it at a higher frequency. I now consider
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Figure 3.4: General framework to understand the beneﬁts of limiting aging.
each of these two cases.
Less Reﬁned Design
If designers know that the processor will only age by Sd, they may choose not to speed-
tune the paths so carefully (which may save design time), use less sophisticated circuit
designs (which may save power), or use cheaper technology or design methodologies.
In essence, they can design the processor for a shorter lifetime than the standard one.
Figure 4.1(d) shows the critical path timing in this case. The processor still has a
period equal to τ0. However, at t=0, the delay of the critical path is Cd (for targeting
design simpliﬁcation), which is longer than C0 — leaving a guardband Gd = Sd×C0,
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which is smaller than G0. We call Cd/C0 the Simpliﬁcation factor because it may
suggest how much simpler it is to design the processor. Observed values from our
evaluation are 1.05-1.16. After the processor has been in use for the usual t=Y0, the
critical path takes no longer than τ0. This is despite the fact that the processor has
been designed with a guardband Gd, which would correspond to an expected lifetime
of only Yd without the aging-limiting technique (Figure 4.1(c)).
Higher Frequency
One can instead keep the same processor design and cycle it at a higher frequency ff
(for targeting frequency). Note that we do not require the transistors to propagate
signals any faster — at t=0, the delay of the critical path is C0, the same as without
the technique. We simply live with a smaller guardband. We can do so because the
processor ages less. Hence, we do not change Vdd.
Increasing f accelerates aging — directly, it increases HCI eﬀects and, indirectly,
by boosting T, it increases NBTI and HCI eﬀects. As shown in Figure 4.1(e), the
aging-induced increase in delay at Y0 is Sf , which is slightly longer than Sd. As a
result, we need a guardband Gf = Sf × C0.
The resulting timing is shown in Figure 4.1(f). The processor period is a short
τf = C0× (1 +Sf ). The delay of the critical path at t=0 is C0 as in the case without
the technique. Due to the f increase, this leaves only a small guardband Gf = Sf×C0.
After the processor has been in use for the usual t=Y0, the critical path delay is no
higher than τf — even though the processor has been cycling at a higher f.
Other Approaches
In the two approaches described, I keep the frequency of the processor constant
throughout its lifetime — f0 and ff , respectively. A diﬀerent way to leverage an
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aging-limiting technique would be to start the processor’s life at a high frequency and
gradually decrease it as the processor ages and the guardband is being consumed.
This approach is harder to implement because it requires periodic measurement of
the amount of guardband remaining in the critical path, to adjust the frequency
appropriately. Consequently, I do not consider it in my thesis.
3.4.2 Hiding Aging: Aging-Driven Scheduling
Description of the Technique
Already in current technologies, processor chips experience signiﬁcant within-die pro-
cess variation [9]. As a result, in a multicore chip, processors diﬀer in the maximum
frequency that they can support. For example, at 45nm, the maximum frequencies
supported by the processors in a 9-core chip can diﬀer by 18% [35]. In [35], their
variation model is diﬀerent than ours, so their results are not directly comparable
with this work.
If we assume a multicore with a single frequency domain, the maximum frequency
supported by the slowest core determines the frequency of the whole chip. In this
case, Figure 3.5(a) shows the aging curves for the slowest core in the chip (P1) and
the fastest one (P2). At t=0, the critical paths of the cores have diﬀerent latencies
(C10 and C
2
0). As the chip is exercised, processors age. At the end of the Normal
Lifetime, P1’s critical path latency reaches the clock period used by the multicore
chip, namely τ0.
To hide the eﬀects of aging, I propose to schedule applications on the diﬀerent
cores of the chip in an aging-driven manner. Speciﬁcally, I like the schedule to be
such that the slowest core ages the slowest, while the faster cores age faster. The net
result is shown in Figure 3.5(b). Since the slowest core has aged less than before, and
it alone determines the chip’s frequency, we are able to clock the chip with a period
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Figure 3.5: Hiding the eﬀects of aging in a multicore with aging-driven ap-
plication scheduling.
τ < τ0. The faster cores have aged more but their aging is hidden.
To accomplish this behavior, recall from Table 3.1 that cores age faster if their
T is high and if their logic switches frequently (they have a high α). This suggests
scheduling hot, high-activity applications on the fast cores. Speciﬁcally, to simplify
the implementation, I propose to measure the average T of a core running an applica-
tion and, to the extent possible, steer high-T applications to the fast cores and low-T
ones to the slow cores.
Implementation
To implement this technique, I approximately measure the average T of an application
on the ﬂy, using per-core T sensors. Note that we do not need to know the maximum
frequency that each core supports — only the ranking of cores. This can be obtained
by running a simple test at regular periods, e.g., every month. The test is a suite
of programs together with a check for the correct results, that is run on all cores
at increasing frequencies. As cores detect errors, the system constructs a ranking
of cores according to their speed. From then on until the next test, when multiple
applications need to be scheduled, they are rank-ordered according to their T and
assigned to processors that are rank-ordered according to their speed — higher-T
applications to faster processors.
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To estimate how much guardband the chip will consume with this technique, I
proceed as follows. The baseline delay increase due to aging (S0 in Figure 4.1(c))
assumes a certain average T of use — say Tavg. Under aging-driven scheduling, I size
the delay increase (Sd in Figure 4.1(c)) assuming that the slowest core will be used
at a lower average T — say Tavg slow. With this Sd estimate, I can now compute the
Simpliﬁcation factor Cd/C0 that we can rely on (if we desire a less reﬁned design) or
estimate the higher frequency ff that we can use (if we desire a higher frequency).
It is of course possible that the usage of a particular chip is such that the T
estimates made by the manufacturer (with or without our technique) are inaccurate.
In this case, the chip will either retain guardband beyond the expected lifetime or
consume it faster and fail earlier. Both behaviors are already possible and accepted
in current designs.
3.4.3 Slowing Down Aging: Chip-Wide ASV or ABB
Description of the Techniques
According to Table 3.1, two important parameters that determine the aging rate are
Vdd and T. To slow down aging, I propose to apply in a chip-wide manner, one of two
techniques that directly aﬀect these parameters, namely Adaptive Supply Voltage
(ASV) and Adaptive Body Bias (ABB).
In ASV, the chip’s Vdd is slightly increased over its nominal value (a case I call
ASV+) or slightly decreased (a case I call ASV-) [18]. Under ASV+, the gates become
faster and spend more dynamic and static power. Under ASV-, the opposite occurs.
This technique can reuse the support for Dynamic Voltage and Frequency Scaling
(DVFS), except that the frequency is unchanged.
In ABB, a voltage is applied between the chip’s substrate and the source (or
drain) of the transistors [69]. Depending on the voltage polarity, it either decreases
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the transistors’ threshold voltage Vt (Forward Body Bias or FBB) or increases it
(Reverse Body Bias or RBB). Under FBB, the gates become faster and consume
more leakage power. Under RBB, the opposite occurs. ABB requires adding on-chip
power lines for the bias voltage, and is already used in several chips, including Intel’s
Xscale [20] and 80-core network-on-chip [71].
Consequently, we have two groups of techniques. The ﬁrst one, which includes
RBB and ASV-, increases the delay of critical paths but reduces the aging rate. The
latter is reduced by decreasing Vdd (in ASV-), increasing Vt (in RBB) — as indicated
in the footnote of Section 3.3.1 — and decreasing T (in both, since both techniques
save power). I call these techniques SlowAge.
The second group, which includes FBB and ASV+, reduces the delay of critical
paths but increases the aging rate. The aging rate goes up by increasing Vdd (in
ASV+), decreasing Vt (in FBB), and increasing T (in both, since both techniques
increase power). I call these techniques HighSpeed.
Figure 3.6(a) shows the impact of the SlowAge techniques on the critical path
delay of a core. The original critical path delay curve is shown in dashes. Now, at
t=0, SlowAge increases the core’s critical path delay by a Slowdown amount over C0.
However, it also reduces the aging rate and, therefore, as the core is exercised, the
critical path delay increases with a lower slope than before. Depending on the SlowAge
technique’s parameters, the core’s critical path delay at the end of the lifetime (t=Y0)
may be lower than before (Favorable Case in the ﬁgure) or higher (Unfavorable Case).
Figure 3.6(b) shows the impact of the HighSpeed techniques. At t=0, HighSpeed
reduces the core’s critical path delay by a Speedup amount. However, it also increases
the aging rate and, therefore, as the core is used, the critical path delay increases
with a higher slope than before. As before, at t=Y0, the core’s critical path delay
may be lower than before (Favorable Case) or higher (Unfavorable Case).
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Figure 3.6: Changing the critical path delay in a core with SlowAge (a) and
HighSpeed (b).
Since both SlowAge and HighSpeed techniques can potentially slow down aging,
I now examine when to apply them and the diﬀerence between the eﬀectiveness of
ASV and ABB.
When Should These Techniques Be Applied?
A key observation is that these techniques impact diﬀerently (i) the aging rate and
(ii) the critical path delay. Speciﬁcally, they impact the aging rate at the beginning of
the processor lifetime very much, and little toward the end. In contrast, they impact
the delay more uniformly across time.
As an example, consider ASV+. As per Equation 3.2, increasing Vdd increases the
aging rate (i.e., the slope of the dashed curve in Figure 3.6(b)) by roughly the same
fraction irrespective of when it is applied. However, as shown in the ﬁgure, the slope
changes substantially with time — it is highest at t=0 and decreases rapidly with
time. Consequently, the absolute impact of ASV+ on the aging rate is higher at the
beginning than toward the end of the lifetime. On the other hand, Equation 3.1 shows
that increasing Vdd reduces the critical path delay by the same amount irrespective
of when it is applied — modulo the fact that Vt changes with time.
The key consequence of this is that it is best to apply SlowAge techniques toward
the beginning of the Normal Lifetime. At that time, they will reduce the aging rate
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the most and, therefore, slow down aging the most. Toward the end of the lifetime,
they can be disabled, and their contribution to the critical path delay will mostly
disappear. On the other hand, it is best to apply HighSpeed techniques only toward
the end of the Normal Lifetime. At that time, they still reduce the critical path delay
and they increase the aging rate the least.
Figure 3.7 qualitatively shows the eﬀect of applying these techniques during only
part of the lifetime. I show their impact on the delay increase. In Figures 3.7(a)
and (b), they are applied at their best time; in Figures 3.7(c) and (d), at their worst
one. Speciﬁcally, in Figure 3.7(a), SlowAge is applied in the beginning of the Normal
Lifetime and no technique toward the end. SlowAge has slowed down aging so much
that, when it is removed, the critical paths are much faster than in the baseline case.
After that, the remaining aging does not increase the delay to baseline values.
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Figure 3.7: Applying techniques that change the aging rate during only part
of the Normal Lifetime.
In Figure 3.7(b), I apply no technique at the beginning and HighSpeed toward the
end. By the time HighSpeed is applied, the aging rate has substantially saturated.
Consequently, HighSpeed increases the aging rate only slightly, while it still reduces
the critical path delay.
In Figure 3.7(c), SlowAge is applied toward the end — when the aging rate is
small. In this case, the reduced aging rate cannot make up for the increase in critical
path delay. In Figure 3.7(d), HighSpeed is applied at the beginning. By the time
HighSpeed is removed, the critical paths have aged substantially, and they are slower
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than they would be in baseline conditions. Finally, the best case involves applying
a SlowAge technique in the beginning of the Normal Lifetime and a HighSpeed one
toward the end (Figure 3.8(a)).
ASV Versus ABB
While either ASV or ABB can be used to implement SlowAge and HighSpeed, they
have diﬀerent properties. Speciﬁcally, for a given change in critical path delay, ASV
changes the aging rate more than ABB. Indeed, from Equation 3.1, it can be shown
that Vt changes due to ABB have a much greater impact on delay than Vdd changes
due to ASV, for the same change in aging rate. In addition, the overall impact of ASV
on total power is higher than that of ABB — directly aﬀecting the T and, therefore,
the aging. Overall, therefore, for a given change in delay, the aging rate is aﬀected
more with ASV.
Therefore, when applying a SlowAge technique as in Figure 3.7(a), I prefer ASV-
over RBB — since ASV- reduces the aging rate more. On the other hand, when
applying a HighSpeed technique as in Figure 3.7(b), I would prefer FBB over ASV+
— since FBB reduces the critical path delay more. The best techniques have an
ellipse in Figures 3.7(a)-(b).
Implementation: Non-Linear Optimization
I propose to apply a SlowAge technique in an epoch at the beginning of the lifetime
and a HighSpeed one in an epoch toward the end. I need to ﬁnd an optimal Transition
Time ttrans where the SlowAge technique is disabled and the HighSpeed one is enabled
(Figure 3.8(a)). Such optimal ttrans is one for which the maximum critical path delay
(S in Figure 3.8(a)) is minimized.
There may be multiple optimal ttrans, and they are not necessarily at half the
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Normal Lifetime of the processor. In these points, the critical path delay under
SlowAge (DSA) must be equal to the delay under HighSpeed at the end of lifetime
(DHS). This is shown in Figure 3.8(a). To see why, consider a counter-example
where the delay at the end of the SlowAge epoch (DSA) is higher than DHS. In this
case, we can slightly reduce the duration of SlowAge application (ttrans), which will
reduce DSA. At the same time, DHS will go up slightly, because more aging now
takes place in the HighSpeed epoch. Overall, the result will be a lower maximum
delay increase S for the processor. A symmetric argument holds for the case when
DSA is lower than DHS.
To ﬁnd one set of optimal values for ttrans, Vdd SA, and Vdd HS (or, under ABB,
Vbb SA and Vbb HS), I proceed as follows. I generate the aging function ΔVt() for
each of the two epochs from the equations in Sections 3.2.1 and 3.2.1. Then, I plug
ΔVt() into the alpha power law (Equation 3.1) and, from there, I build the delay of
the critical paths. Finally, I constrain the delays of the critical paths at the end of
the epochs to be DSA = DHS, and I minimize DSA using the IPOpt [74] non-linear
optimization package. The result of the algorithm is ttrans, the pair of Vdd (or Vbb),
and the maximum guardband needed S.
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I envision this computation to be performed by the chip manufacturer. It can be
done either on a per-chip basis or only once for each chip frequency bin. The SlowAge
techniques are enabled from the beginning until when the HighSpeed ones are enabled.
The HighSpeed techniques can be automatically enabled after the chip has been in
use for a conservatively-calculated ttrans period. Alternatively, the chip can contain
aging sensors such as those in [4, 10, 61] to detect when SlowAge has consumed all
the guardband and we must switch to HighSpeed.
To slow down aging even more, the algorithm presented can be easily extended
to have more than two epochs. The idea is shown in Figure 3.8(b). Each epoch
has a diﬀerent Vdd (or Vbb). As the processor ages, the environment changes from
strong SlowAge to weak SlowAge or weak HighSpeed to strong HighSpeed. Eﬀectively,
we are having chip-wide Temporal voltage domains. The result is a lower maximum
guardband needed S.
3.4.4 Consolidating Aging: Conﬁguring Cores for a Shorter
Lifetime
Often, a user ends up discarding the processor chip before the expiration of the full life-
time guaranteed by the manufacturer. In this case, signiﬁcant available performance
may be wasted. If we know when the chip will be discarded, we can use Facelift to
“shift” some performance from the unused ﬁnal portion of the chip’s lifetime to the
used time.
This case is shown in Figure 3.9. The dotted line shows the baseline critical path
delay curve. Let us say that the user wants to discard the chip at t=Y. My goal is to
apply SlowAge and HighSpeed techniques so that, during 0 ≤ t ≤ Y, the critical path
delay remains below a value τ that is as low as possible — allowing us to cycle the
processor at about the high frequency f=1/τ all along.
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Figure 3.9: Conﬁguring a core for a shorter lifetime.
The approach I use is similar to that of Section 3.4.3. I record the short lifetime
desired (t=Y), and run the non-linear optimization technique to ﬁnd the parameters
of two (or more) SlowAge and HighSpeed environments, the transition times, and the
maximum guardband needed τ .
3.5 Validation
Aging models are still in an early stage, and are continuously being updated. To
validate a model, actual data for aging in ﬁeld must be gathered over an extended
period of 7 years. Since it may not be feasible to wait that long, and chips are rarely
used for their full lifetimes, in practice, aging data is gathered by subjecting the chips
to extreme stresses in temperature and workload, a process known as accelerated
aging. In addition, we also need a mechanism to measure the critical path delay
degradation as the chip ages. This is usually done by specialized testers that can
selectively excercise circuit paths in every pipeline stage of the processor. As such,
these models are mostly being developed and validated by the industry. At the time
of this writing, validated models from the industry were not publicly available.
72
3.6 Evaluation Setup
I evaluate the techniques for hiding, slowing down, and consolidating aging using
execution-driven simulations. In the following, I describe the models that are used.
3.6.1 Architecture Modeled
I model a chip multiprocessor at 32nm with 16 cores running at a baseline frequency of
4 GHz. The cores are out-of-order, 4-issue, and similar to the Alpha 21264. Each core
has private L1 and L2 caches. The chip has a single frequency and voltage domain.
The architecture parameters are shown in Table 3.2. The simulator is enhanced with
dynamic power models based on Wattch [13] and CACTI 4.2 [67]. I also model static
power with models based on HotLeakage [79] and temperature with HotSpot [60]. I
control such that the temperature never exceeds 120 oC and the chip power 140W.
Architecture Aging and Variation
Chip: 16-core multiprocessor, 32nm, 1V Processor lifetime: 7 years
Frequency: 4GHz, single frequency and voltage Low Wearout aging rate: 10% in 7 years
domain
Cores: out-of-order, 4-issue, like Alpha 21264 High Wearout aging rate: 25% in 7 years
On-chip network: 4x4 2-D torus, 6 cyc hop latency Vt0: 200mV at 80 oC
Private D-L1, I-L1: 64KB, 2-way, 64B line, Max ΔVdd for ASV: ±0.1V;
2 cyc roundttip Max ΔVt for ABB: ±75mV
Private L2: 2MB, 8-way, 64B line, Vt var: σ/μ=0.12, φ=0.3;
8 cyc roundtrip Leﬀ var: σ/μ=0.06, φ=0.3
Memory: DDR2-800, 400 cycle roundtrip Number of chips/experiment: 100
Tmax: 120 oC, Pmax: 140W Average core T running apps: 47–92 oC
Table 3.2: Architecture modeled. All latencies are given in processor cycles.
3.6.2 Modeling Critical Paths
I do not have access to detailed information on the structure and distribution of a
processor’s critical paths. For this reason, I design a simple model that is used in
the experiments. The model was outlined in Section 3.3.2. In pipeline stages with
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logic structures (e.g., execution unit), I model critical paths as FO4 inverter chains. In
stages with memory structures (e.g., cache access), I model critical paths as stretching
from the decoder of the structure, to the wordline, pass transistor, bitline, and sense
ampliﬁer. I use CACTI to determine the optimal sub-array sizes, physical layout,
and cycle count of the structures.
I model each pipeline stage as having many, spatially-distributed critical paths.
Speciﬁcally, I use Bowman et al.’s [12] estimate that a high-performance processor
chip at our technology may have ≈ 50,000 critical paths. I distribute these paths
uniformly on the area taken by the cores and L1 caches — I assume that the L2s and
the interconnect do not have critical paths. Each pipeline stage gets critical paths of
its type.
3.6.3 Modeling Aging
To my knowledge, there is no publicly-available validated information on processor
lifetimes and aging rates. Consequently, I assume a range of values. Speciﬁcally, I
assume that processor chips are designed for a 7-year lifetime [4] and evaluate two
diﬀerent aging rates, called Low Wearout and High Wearout. They increase the delay
of the critical path by 10% and by 25%, respectively, in 7 years. These numbers are
similar to those assumed elsewhere (e.g., [1, 2, 42]).
There are three other important parameters related to aging which, due to the
lack of experimental data, are explored with ranges of values. The ﬁrst one is the
average fraction of time that PMOS transistors are in stress mode. This parameter
determines the fraction of the time that NBTI aging is active. I examine a range
between 10% and 90%, and a default value of 50%. The second parameter is NBTI’s
impact on transistor delay relative to HCI’s — given two transistors of the correct
types. I use a range between 1 and 10, and a default value of 3, as asserted by
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Bernstein et al.’s [9]. The ﬁnal parameter is the average ratio of PMOS to NMOS
transistors in critical paths. I use a range between 0.1 and 10, and a default value
of 1. The last two parameters determine the relative impact of NBTI and HCI on
aging. With the default parameters, I calibrate the constants in the equations of
Sections 3.2.1 and 3.2.1 to induce Low and High Wearout as deﬁned.
In SlowAge and HighSpeed techniques, when I apply ASV, I change Vdd by at most
±0.1V; when I apply ABB, I apply voltages that change Vt by at most ±75mV. These
ﬁgures are shown in Table 3.2.
3.6.4 Modeling Process Variation
To model process variation, I use the VARIUS framework [55]. VARIUS models the
within-die systematic and random variation of Vt and Leﬀ, which it characterizes
with two statistical measures, namely σ/μ and φ. The latter measures the spatial
correlation of the systematic component of variation. For these measures, I use values
that the authors recommend, as shown in Table 3.2.
Using this model, I create chip-wide variation maps for Vt and Leﬀ. As I super-
impose these maps and the temperature proﬁles obtained from the simulator on the
multicore layout, I use Equation 3.1 to determine how variation impacts the delay
of each gate of each critical path. The slowest of the critical paths in a processor
determines the processor frequency. Finally, since variation is a statistical process,
using the same σ/μ and φ parameter values, I create 100 variation proﬁles — which
correspond to 100 diﬀerent chips. Every experiment in Section 3.7 is performed on
all of the 100 chips, and the average is reported. I found that including more than
100 chips in our experiments did not change the number appreciably.
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3.6.5 Workloads Used
The application set consists of the 26 SPEC2000 int and fp applications. Each ap-
plication is measured for 1B instructions, after skipping its initialization. For the
experiments, I place the applications in random order in a circular queue. Then, I
construct many 16-application workloads by consecutively selecting the next 16 ap-
plications in order from the queue. I assume that the load generated by each of these
16-application workloads prevails for 10 days. Consequently, to model the load in
a 7-year lifetime, I simulate 3 x 12 x 7 diﬀerent workloads and report the cumula-
tive results. In the baseline multicore, the programs of each of these 16-application
workloads are scheduled on the 16 cores randomly.
Table 3.2 shows that the average temperature (T) of the cores running the appli-
cations ranges from 47 to 92 oC. This number is obtained with random scheduling.
For each given core-application pair, I compute the average T across time and across
all the modules in the processor.
3.7 Results
I evaluate each of my proposals and then perform a sensitivity study.
3.7.1 Hiding Aging with Aging-Driven Scheduling
To gain intuition, I take one sample chip and measure the increase in the delay of the
chip-critical path due to aging under diﬀerent application scheduling algorithms. I
consider the baseline Random scheduling and the proposed Aging-Driven scheduling
(which we call Sched), both under High Wearout (Figure 3.10). We can see that,
with Random scheduling, the delay of the chip-critical path in this particular chip
increases by ≈23% in 7 years. With Sched, the delay increase is only ≈14%, thanks
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to the aging-hiding eﬀect of Sched.
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Figure 3.10: Increase in the delay of the chip-critical path under diﬀerent
scheduling algorithms.
Environment Max(T) ( oC) Avg(T) ( oC)
Avg Range Avg Range
Random
Scheduling 92 47–116 77 47–92
Sched
(Slowest proc) 52 47–59 50 47–55
Table 3.3: Measured T in processor-application pairs.
Sched steers low-T applications to the slowest processor, which ages the least. Ta-
ble 3.3 shows the T for the average processor-application pair under Random schedul-
ing (top row) and for the slowest processor under Sched (bottom row). For a given
pair, I measure the maximum T at any point in the execution and at any module in
the processor (Max(T)) and the average T at any point in the execution and at any
module (Avg(T)). From the table, we see a large diﬀerence between T under Random
scheduling and in the slowest processor under Sched. This is the source of Sched’s
ability to limit aging. It helps, of course, that this application mix has variance, as
can be seen from the T ranges.
One way to leverage Sched is to increase the multicore frequency and still attain
the same lifetime. For this scenario, Figure 3.11(a) shows the frequency increase
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enabled under Low and High Wearout. For comparison, each wearout level includes
a second bar with the frequency increase possible had there been no aging. Each
bar shows the average of all 100 chips and the spread. The ﬁgure shows that Sched
increases the frequency by, on average, 4% and 9% under Low and High Wearout,
respectively. Moreover, Sched regains 35–40% of the frequency loss due to aging (No
Aging bars).
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Figure 3.11: Frequency increases (a) and Simpliﬁcation factors (b) enabled
by Sched.
The second way to leverage Sched is to spend less time reﬁning the multicore
design. For this scenario, Figure 3.11(b) shows the Simpliﬁcation factors under Low
and High Wearout. As shown by the Simpliﬁcation factors, the critical path delay
of the slowest core in the chip can be extended at t=0 by 4% and 11% under Low
and High Wearout, respectively — and still have enough guardband to reach the full
lifetime. The chips can eﬀectively be designed as if they were expected to last for
only a reduced lifetime. Such reduced lifetime is shown on top of the bars: it is only
16 and 21 months for Low and High Wearout, respectively. Compared to the 7-year
baseline lifetime, this shows the remarkable aging-hiding impact of Sched.
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3.7.2 Slowing Down Aging with Chip-Wide ASV or ABB
I take a sample chip and apply the non-linear optimization algorithm of Section 3.4.3
on the slowest processor of the chip to identify optimal SlowAge and HighSpeed epochs.
Here, I only use Vdd changes. Figure 3.12 shows the resulting eﬀect on the delay of
the chip-critical path under High Wearout. We can see that, in the SlowAge epoch,
the critical path delay starts-oﬀ longer, but it grows more slowly than in the baseline.
At the 16-month point, the processor enters the HighSpeed epoch. The critical path
delay drops signiﬁcantly, at the cost of a slight increase in the slope of the critical
path delay growth. However, since the aging rate is already small by now, the critical
path delay at the end of the lifetime is much smaller than in the baseline.
I now apply aging-slowing techniques to the whole 100-chip batch to increase
frequency or enable the use of a less reﬁned design. Figure 3.13(a) shows the fre-
quency increases enabled with ASVS+H or ABBS+H application under Low and High
Wearout — where S+H stands for SlowAge+HighSpeed. The bars show the average
and spread of the measurements. From the ﬁgure, we can see that the frequency in-
creases attained after slowing down aging are signiﬁcant. Using ASVS+H can increase
the average frequency by 4% and 9% for Low and High Wearout, respectively. Using
ABBS+H , the increase is 7% under both Low and High Wearout.
ASVS+H performs better under High Wearout and ABBS+H under Low Wearout.
This is because, as per Section 3.4.3, ASV is more eﬀective at changing the aging
rate, whereas ABB is more eﬀective at changing path delays. Consequently, when
the aging rate is high, ASVS+H performs better, while when the aging rate is low,
ABBS+H performs better.
If, instead, I choose to use a less reﬁned design, Figure 3.13(b) shows the average
Simpliﬁcation factors and the equivalent target lifetimes for the techniques. As shown
in the ﬁgure, with these techniques, the chips can be designed as if they were expected
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Figure 3.12: Increase in the delay of the chip-critical path under optimal
SlowAge and HighSpeed epochs.
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Figure 3.13: Frequency increases (a) and Simpliﬁcation factors (b) enabled
by ASVS+H or ABBS+H .
to last for only 1–32 months, on average — rather than the baseline 7 years.
3.7.3 Hiding and Slowing Down Aging
I now combine Sched with ASVS+H or ABBS+H . Note that the non-linear optimiza-
tion algorithm works in the same way. Figure 3.14(a) shows the frequency increases
enabled by Sched+ASVS+H and Sched+ABBS+H under Low and High Wearout. For
comparison, I also show Sched and No Aging. We see that Sched+ASVS+H enables an
increase of the frequency by, on average, 8% and 14% under Low and High Wearout,
respectively. Sched+ABBS+H is slightly better with 11% and 15% under Low and
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High Wearout, respectively. Comparing these bars to No Aging, we see that the
combination of aging-hiding and aging-slowing techniques recovers 54–110% of the
frequency lost to aging. Moreover, comparing them to Sched, we see that aging-
hiding and aging-slowing techniques combine well.
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Figure 3.14: Frequency increases (a) and Simpliﬁcation factors (b) enabled
by the combination of aging-hiding and aging-slowing techniques.
Figure 3.14(b) shows the average Simpliﬁcation factors. From the Sched+ASVS+H
and Sched+ABBS+H bars, we see that the critical path delay of the slowest core in
the chip can be extended at t=0 by 8–11% under Low Wearout and 15–16% under
High Wearout. This enables a chip designed for only 1 month under Low Wearout,
or 5–7 months under High Wearout to last for 7 years.
3.7.4 Consolidating Aging for a Shorter Lifetime
I now conﬁgure the chips for 1- and 3-year expected lifetimes. Figure 3.15 shows the
frequency increases enabled by ASVS+H , Sched+ASVS+H , ABBS+H , and Sched+ABBS+H .
For comparison, I also show the frequencies for 7 years. We ﬁnd that Sched+ABBS+H
is the best performing technique for both wearout environments. The key reason be-
hind this is that ABB is a good HighSpeed technique, better able than ASV to speed
up circuits with a lesser cost in aging rate.
With Sched+ABBS+H frequency increases of, on average, 14–16% for LowWearout
and 19–24% for High Wearout are enabled. These are large frequency increases which,
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Figure 3.15: Frequency increases enabled by conﬁguring the chips for shorter
expected lifetimes.
to be realizable, will require dynamic power management in the chip — a topic beyond
this paper’s scope. These results also show that, if we are willing to discard chips
early, we can extract much more performance during their short lifetime.
3.7.5 Sensitivity Analysis
To ensure that the proposed techniques are applicable for a wide range of conditions,
I brieﬂy describe four sensitivity experiments I performed. Figure 3.16 shows the
increase in the critical path delay of the slowest processor in the chip if the fraction
of time that its PMOS transistors are under stress changes. I had calibrated the Low
Wearout environment so that if such a fraction of time is 50%, the processor slows
down 10% after 7 years. We see that if the fraction is 10–90%, the slowdown changes
to 2–20%.
Figure 3.17 shows the frequency increases enabled as we vary NBTI’s impact
on transistor delay relative to HCI’s — given transistors of the correct types. I
examine the range 1:1–10:1, which includes the default value of 3:1. The total aging
delay is ﬁxed at 10% and 25% for Low and High Wearout. I only show the most
eﬀective techniques: ABBS+H under Low Wearout, and Sched and ASVS+H under
High Wearout. Overall, we see that this parameter has little impact.
Figure 3.18 shows the frequency increases enabled as I vary the ratio of PMOS to
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Figure 3.16: Eﬀect of the fraction of time that the PMOS transistors in the
critical path are under stress.
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Figure 3.17: Frequency increases enabled for diﬀerent NBTI:HCI impact on
delay for a constant total aging.
NMOS transistors in the critical path. I examine the range 0.1 to 10, which includes
the default value of 1. Since NBTI’s impact on delay is higher than HCI’s, as the
PMOS to NMOS ratio increases, the total aging increases. Hence, the No Aging bars
go up. The ABBS+H bars go down because ABBS+H is less eﬀective with higher aging
rates. The ASVS+H bars go up because the opposite is true for ASVS+H . Sched stays
constant because it saves the same amount of aging for both PMOS and NMOS.
Finally, Figure 3.19 shows the eﬀect of changing the order in which the applications
are placed in the circular queue for the experiments (Section 3.6.5). This results in
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Figure 3.18: Frequency increases enabled for diﬀerent PMOS:NMOS transis-
tor count in the critical path.
diﬀerent workload compositions for our experiments. The ﬁgure compares the baseline
order (bars 0) to 8 other permutations. The diﬀerences are negligible.
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Figure 3.19: Frequency increases enabled for diﬀerent application permuta-
tions.
3.8 Related Work
Srinivasan et al. [63, 64] look at the related problem of lifetime reliability of processors.
Their work is diﬀerent than ours in terms of (i) the problem looked at, (ii) the goals,
and (iii) the actual approach taken. They are concerned with the problem of life-
time reliability or, more speciﬁcally, the MTTF of processors to hard failures. Their
goal is to estimate the MTTF based on operating conditions (which do not include
time), so that the MTTF can be extended or attained more cost-eﬀectively. Finally,
their approach involves adaptation in V, f or microarchitecture, and microarchitecture
redundancy.
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I instead look at the diﬀerent problem of progressive processor slowdown with
time due to aging. This gradual slowdown precedes the onset of any events that
trigger hard error. My goal is to reduce the rate of guardband consumption, so that
processors can be designed more cost-eﬀectively: they need less design tuning to
work or, for the same tuning, can be clocked at a higher, ﬁxed frequency. Finally,
my approach is to hide the eﬀects of aging with aging-driven job scheduling or slow
it down with a one-time (or two-time) change in Vdd or Vt.
Several authors have considered processor slowdown with time [4, 10, 61]. They
are interested in designing circuits that detect when a critical path has slowed down.
These are “aging sensors” that can be used to initiate the replacement of components.
In contrast, I propose techniques to delay aging-induced slowdown or hide its eﬀects.
Blome et al. [10] present models of delay increases due to electromigration and
time-dependent dielectric breakdown. Yilmaz et al. [78] look at hard faults caused
by delay increases due to these eﬀects. I do not consider these mechanisms because
my thesis is not about mechanisms that cause device breakdown, or rapid device
degradation.
Ramakrishnan et al. [52] reduce the NBTI-induced wearout in FPGAs by loading
NBTI-reversing bit patterns into devices (i.e., a logic 1 in the gate) during idle periods.
Such patterns reduce the stress time of PMOS transistors. Abella et al. [2] use the
same technique in a processor. They discuss support to insert the desired bit patterns
into several microarchitectural structures. Their technique is eﬀective and transparent
to software layers. However, the hardware required may be intrusive to the processor
design. As a result, it may have performance implications. Most recently, Shin et
al. [58] propose a related technique for SRAM caches. It proactively puts PMOS
transistors from cache arrays in recovery mode. Their scheme requires moving data
to a spare cache array.
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Facelift does not try to change the stress time of PMOS transistors. Instead, it
changes high-level parameters such as application scheduling, Vdd, T, and Vt, that can
be easily manipulated architecturally. My work is orthogonal to theirs, and both can
be used simultaneously.
Finally, Abella et al. [3] propose an improved design of memory cells that is
resilient to NBTI. They do so by reducing the stress time of PMOS transistors. This
is a circuit-level technique. It is complementary to my architectural ones.
3.9 Conclusions
This chapter presented Facelift, a framework to address the gradual slowdown that
processors experience during their useful lifetime. My thesis made two contributions.
First and foremost, it presented a set of techniques to (i) hide the eﬀects of aging in
a multicore, (ii) slow down aging, and (iii) gainfully conﬁgure the chip for a short
lifetime. A second contribution was to show how the resulting shorter guardband
needed can be used to either design a less reﬁned processor version or to cycle the
processor at a higher frequency.
Facelift hides the eﬀects of aging in a multicore by steering jobs in an aging-driven
manner: high-temperature ones to fast cores and low-temperature ones to slow cores.
Keeping the slow cores cooler enables the chip to appear to age less. Facelift slows
down aging through chip-wide changes to Vdd or Vt in two (or more) time epochs,
carefully balancing the impact on the aging rate and on the critical path delays. I use
a non-linear optimization algorithm to select the optimal voltages and the optimal
epoch-transition point. Finally, Facelift conﬁgures a chip for a short lifetime by
“shifting” performance from the unused lifetime portion to the used one.
Overall, my results showed that Facelift leads to more cost-eﬀective multicore
designs. For example, I can take a multicore with a 7-year lifetime and, by hiding
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and slowing down aging, enable it to cycle, on average, at a 14–15% higher frequency.
Alternatively, I can design a multicore for a 5 to 7-month lifetime and use it for 7
years. In addition, the implementation of the Facelift techniques is very simple.
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Chapter 4
Future Work
4.1 Introduction
The process of aging is particularly harmful in a processor pipeline. If one pipeline
stage ages fast and, therefore, its critical paths quickly become slow, then all the other
stages have to be slowed down by the same amount. Ideally, we would like to slow
down the aging of the fastest-aging stage, or at least hide the eﬀects of such aging.
If we did, shorter guardbands would be suﬃcient. As explained earlier, this could be
leveraged in one of two ways. First, designers could spend less time ﬁne-tuning the
pipeline paths and still cycle the processor at the same frequency. Alternatively, we
could keep the same ﬁne-tuned pipeline design and cycle it at a higher frequency. In
either case, we have a more cost-eﬀective design.
We can accomplish our goal with a technique that balances processor pipelines.
One such technique is ReCycle (chapter 2), which was proposed to combat process
variation. The idea is to use cycle time stealing across stages to rebalance variation-
induced unbalance between stages. We can apply the same technique to rebalance
the stages after some of them have aged faster than others, and therefore reduce the
required guardband.
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4.2 Alleviating the Eﬀects of Aging With
ReCycle
In this approach, we let the pipeline age as it would normally do, but use ReCycle [68]
to hide the eﬀects of aging. Consequently, we are alleviating the eﬀects of aging rather
than slowing down its rate. There are two main techniques that we describe in turn,
namely using plain ReCycle and enhancing ReCycle with additional slack.
For simplicity, in this and subsequent sections, we assume that the stages of the
pipeline are perfectly balanced before aging. In practice, there is likely to be stage
unbalance, both because of practical pipeline design issues and because of process
variation. The existence of such unbalance would only enhance the impact of our
techniques.
4.2.1 Using Plain ReCycle
In a pipeline, some stages wear out faster than others. As per Table 3.1, stages with
high T age faster due to NBTI and HCI, while stages with high α age faster due
HCI. In conventional pipelines, the stage that ages the fastest directly determines the
processor cycle time. With ReCycle, we can distribute the “slowdown” of the aged
stage to all the other stages in the same pipeline loop. This partially hides the eﬀect
of aging from the ﬁnal processor frequency. As a result, the processor appears to age
more slowly.
We can leverage this fact in one of two ways: (1) design a less reﬁned or more
“sloppy” version of the pipeline and still cycle it at the same frequency, or (2) keep
the same pipeline design and cycle it at a higher frequency. Figure 4.1 shows these
two cases.
Figure 4.1(a) shows one of the stages of the pipeline without ReCycle. The pipeline
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Figure 4.1: Leveraging ReCycle’s ability to alleviate the eﬀects of aging.
has period τ0 and frequency f0. When the processor is ﬁrst used (t=0), the delay of
the critical path in the stage is C0. Such delay is smaller than τ0 by an amount equal
to the guardband G0 added by the designers. After the processor has been in use for
a period t=Y0 equal to the lifetime for which it was designed (e.g., t=7 years), aging
has caused the critical path delay to reach τ0.
Consider now Figure 4.1(b). The upper curve shows the increase in delay experi-
enced by the fastest-aging stage as a function of time. By the time we reach t=Y0,
the original delay C0 has increased by S0. The lower curve shows the increase in the
average stage delay of the pipeline’s critical loop. This is the relevant metric in a
ReCycle environment. Such delay increases by only SdR by the end of the lifetime.
For example, values of S0 and S
d
R could be 25% and 10%, respectively. ReCycle has
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alleviated the impact of aging.
Less Reﬁned Design
One way to leverage this fact is to use a less reﬁned or more “sloppy” design of the
pipeline, and still cycle it at f0. Since such a design does not need to have the timing
of its paths so carefully tuned, it may take less time to design. Moreover, since it
may not require sophisticated circuit design to make timing, it may consume less
power. Finally, it may be made with cheaper technology or design methodologies. In
all cases, we have eﬀectively designed the pipeline for a Normal Lifetime period much
shorter than the 7-10 years for enterprise systems or 3-5 years for PCs (Section 3.2.1)
— and still cycled it at f0.
Figure 4.1(c) shows a stage in the critical loop of the pipeline in this case. The
pipeline still has a period equal to τ0. However, at t=0, the delay of the critical
path in the stage is CdR (for Recycle targeting Design), which is longer than C0 —
leaving a guardband GdR = S
d
R × C0 that is smaller than G0. We call CdR/C0 the
Simpliﬁcation factor because, to designers, it may suggest how much simpler it is
to design the pipeline. After the processor has been in use for the usual t=Y0, the
average stage delay of the pipeline’s critical loop with ReCycle takes no longer than
τ0. This is despite the fact that the pipeline has been designed with a guardband G
d
R
that corresponds to an expected lifetime of only Y dR (Figure 4.1(b)).
Higher Frequency
The second way to leverage ReCycle is to keep the same pipeline design and cycle
it at a higher frequency f fR (for ReCycle targeting Frequency). Note that we do not
require the transistors to propagate signals any faster — at t=0, the delay of the
critical path is C0, the same as in the case without ReCycle. We simply reduce the
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guardband of the processor. Hence, we do not change Vdd.
Increasing f accelerates pipeline aging. This is because a higher f directly increases
HCI eﬀects and, by boosting dynamic power and T, indirectly increases NBTI and
HCI eﬀects. As shown in Figure 4.1(d), the aging-induced increase in delay at Y0 is
SfR, which is longer than S
d
R. As a result, using a guardband G
d
R = S
d
R × C0 as in
Figure 4.1(c) would be insuﬃcient — we need the higher GfR = S
f
R × C0.
The resulting timing is shown in Figure 4.1(e). The pipeline period is a short
τ fR = C0 × (1 + SfR). The delay of the critical path in the stage at t=0 is C0 as in
the case without ReCycle. Due to the f increase, this leaves only a small guardband
GfR = S
f
R × C0. After the processor has been in use for the usual t=Y0, the average
stage delay of the pipeline’s critical loop is no longer than τ fR — even though the
processor has been cycling at a higher f.
Finally, note that all the approaches based on ReCycle require that we run the
ReCycle algorithm regularly — e.g., every month. This is needed to retune the clock
skews, given that diﬀerent stages age at diﬀerent rates.
4.2.2 Enhancing ReCycle with Additional Slack
We now consider techniques that combine ReCycle with the insertion of additional
timing slack in pipeline loops that contain fast-aging stages. Without this slack, one
of these loops would determine the cycle time of the processor. With the extra slack,
ReCycle reduces the average delay of the pipeline stages in the loop. As a result, the
slowdown of the fastest-aging stage in the loop is hidden even more. Consequently,
we observe an even lower rate of pipeline aging than in the previous section. This
translates into a shorter guardband needed — graphically, the diﬀerence between the
arrows for t=0 and for t=Y0 in Figure 4.1(c) (or in Figure 4.1(e)) is shorter.
In addition, since we already apply this technique at t=0, the eﬀective critical
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path delay of the pipeline at t=0 is shorter. Such delay is the average stage delay in
the critical loop of the pipeline at t=0. Graphically, the length of the arrow at t=0
in a ﬁgure equivalent to Figure 4.1(a) is shorter than C0 now because we added the
slack. However, since the transistor switching speed is unchanged, we do not need to
change Vdd.
Overall, we can leverage the apparent lessening of aging in either of the two ways
proposed in Section 4.2.1: an even less reﬁned pipeline design or an even higher
frequency. To see it graphically, Figure 4.2 repeats the timing of the pipeline stage
without ReCycle (a) and with ReCycle targeting design simpliﬁcation (b) or frequency
(c). Then, we apply ReCycle with the slack-generating techniques proposed in this
section. Figure 4.2(d) shows the short eﬀective critical path delay at t=0, which we
call C
′
0.
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Figure 4.2: Eﬀect of enhancing ReCycle with additional slack.
Figures 4.2(e) and (f) show the results after targeting design simpliﬁcation or
frequency, respectively. They are represented with the subscript RS. As can be seen,
we expect the new techniques to reduce the guardband substantially (GdRS < G
d
R
and GfRS < G
f
R). Moreover, the fact that we start oﬀ at t=0 with C
′
0 < C0 induces
two eﬀects. First, the Simpliﬁcation factor is much larger, since it is deﬁned as
CdRS/C
′
0. Second, when targeting f, the increase in frequency can be very large because
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CfRS + G
f
RS is short.
We propose two slack-inducing techniques which, as we will see, involve a tradeoﬀ
with IPC: donor stages and RAM resizing.
Adding Donor Stages to the Pipeline
Adding a donor stage to a pipeline loop adds a stage-worth of timing slack (Sec-
tion 2.4.2). ReCycle leverages the slack to reduce the average stage delay of the loop.
However, adding a donor stage also reduces the pipeline IPC because pipeline haz-
ards take longer to resolve [68]. As a result, this optimization is only desirable if it is
accompanied by at least an increase in f that compensates for the IPC loss and keeps
the performance constant.
This fact changes our approach in two ways. First, when we target f (Fig-
ure 4.2(f)), we add donor stages and increase f only for as long as performance
improves (and power is tolerable). Second, when we target design simpliﬁcation (Fig-
ure 4.2(e)), we still increase f a little — just enough to ensure that the performance
does not decrease as we add donor stages. Although not shown in Figure 4.2(e), the
result is that the period becomes a bit shorter (CdRS + G
d
RS < τ0).
Resizing RAM Structures
Another way to add timing slack to a pipeline stage with a RAM structure such
as a cache, issue queue, or branch predictor is to reduce the size of the structure.
As proposed elsewhere (e.g., [14]), RAM structures can be designed such that some
sections can be disabled. Disabling a section makes the structure faster to access and
hence adds slack. Then, we use ReCycle to spread the slack across the pipeline loop.
Note that this technique also typically decreases IPC.
This technique behaves like the previous one, and has a simpler hardware imple-
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mentation. However, it has two limitations. First, it only adds slack equal to a small
fraction of a stage. Second, it is applicable to fewer places in the pipeline.
Given these limitations, it is possible that this technique only enables f increases
that do not compensate for their IPC losses, and overall performance decreases. In
this case, this technique would not be appealing. To address this problem, one can en-
vision applying this technique dynamically, resizing the structure only during certain
favorable workload sections. This dynamic approach is beyond this thesis’s scope.
In addition to these two techniques, adaptive body biasing (ABB) and adaptive
supply voltage (ASV) could also be used to speed up some pipeline loops, at the
expense of power.
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Chapter 5
Conclusion
In this thesis, I investigated two key problems facing processor reliability as technology
scales beyond 45nm: Process Variation and Aging. Process variation refers to the
spatial ﬂuctuation in transistor properties, like speed and power. It causes transistors
in some areas of the chip to be slower, and in other areas to be faster than nominal.
In contrast, aging or wearout refers to the deterioration in transistor performance
with time, or the temporal variation of transistor properties.
Both process variation and aging force chip designers to reduce the clock period of
the chip below nominal values to ensure the correct operation of the slowest part of the
processor during the entire guaranteed lifetime. This diﬀerence between the nominal
and actual clock periods is called the guardband. With technology scaling, both
spatial and temporal variations are getting worse, resulting in excessive guardbands,
to the point where these guardbands threaten to wipe out a signiﬁcant fraction of the
performance gains obtained from scaling. As a result, it is critical to address these
problems at the architecture-level.
5.1 Process Variation
To address process variation, I proposed a framework called ReCycle. It is based on
the observation that process variation induces an imbalance in the pipeline. Although
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the processor is clocked at the speed of its slowest pipeline stage, the other stages
in the pipeline are getting more time than they need, and hence wasting signiﬁcant
fraction of the clock cycle.
ReCycle applied a technique called cycle time stealing to balance the stage de-
lays by skewing the clock arrival times at pipeline registers. We further proposed
to combine ReCycle with the addition of donor stages to multi-cycle loops that be-
come critical, and forward body biasing (FBB) to single-cycle loops that become
critical. This improved the performance of a pipeline with variation by 9% on aver-
age, regaining 90% of the performance lost due to process variation. We found that
single-cycle loops were a key limitation to the performance of ReCycle, since they are
not amenable to cycle time stealing.
5.2 Wearout or Aging
To address aging, I proposed a framework called Facelift. Facelift was able to hide
the eﬀect of aging in multicores through aging-aware application scheduling. It was
further able to slow down the performance degradation due to aging by an ingenious
application of supply voltage (Vdd) and body bias changes at key times in a processor’s
lifetime. The optimal voltage levels and the transition time were calculated using non-
linear optimization. We found that the combination of aging-hiding and aging-slowing
techniques recovered 54− 110% of the frequency lost due to aging.
Facelift was also able to conﬁgure a processor designed for 7 years to last for
a shorter expected lifetime at a higher performance. For 1- and 3-year expected
lifetimes, Facelift enabled frequency increases of 14−16% on average, for Low Wearout
conditions.
Finally, we also showed how the shorter guardbands enabled by Facelift could be
used to design a less reﬁned version of the processor.
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